欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7839
廠商: Analog Devices, Inc.
英文描述: Octal 13-Bit, Parallel Input, Voltage-Output DAC
中文描述: 八路13位,并行輸入,電壓輸出DAC
文件頁數: 6/12頁
文件大小: 153K
代理商: AD7839
AD7839
–6–
REV. 0
TERMINOLOGY
Relative Accuracy
Relative accuracy or endpoint linearity is a measure of the max-
imum deviation from a straight line passing through the end-
points of the DAC transfer function. It is measured after adjust-
ing for zero error and full-scale error and is normally expressed
in Least Significant Bits.
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of 1 LSB maximum
ensures monotonicity.
DC Crosstalk
Although the common input reference voltage signals are inter-
nally buffered, small IR drops in the individual DAC reference
inputs across the die can mean that an update to one channel
can produce a dc output change in one or another of the chan-
nel outputs.
The eight DAC outputs are buffered by op amps that share
common V
DD
and V
SS
power supplies. If the dc load current
changes in one channel (due to an update), this can result in a
further dc change in one or another of the channel outputs. This
effect is most obvious at high load currents and reduces as the
load currents are reduced. With high impedance loads the effect
is virtually unmeasurable.
Output Voltage Settling Time
This is the amount of time it takes for the output to settle to a
specified level for a full-scale input change.
Digital-to-Analog Glitch Impulse
This is the amount of charge injected into the analog output
when the inputs change state. It is specified as the area of the
glitch in nV-secs. It is measured with V
REF
(+) = +5 V and
V
REF
(–) = –5 V and the digital inputs toggled between 0FFFH and
1000H.
Channel-to-Channel Isolation
Channel-to-channel isolation refers to the proportion of input
signal from one DAC’s reference input that appears at the out-
put of another DAC. It is expressed in dBs.
DAC-to-DAC Crosstalk
DAC-to-DAC crosstalk is defined as the glitch impulse that
appears at the output of one converter due to both the digital
change and subsequent analog O/P change at another converter.
It is specified in nV-secs.
Digital Crosstalk
The glitch impulse transferred to the output of one converter
due to a change in digital input code to the other converter is
defined as the digital crosstalk and is specified in nV-secs.
Digital Feedthrough
When the device is not selected, high frequency logic activity on
the device’s digital inputs can be capacitively coupled both
across and through the device to show up as noise on the V
OUT
pins. This noise is digital feedthrough.
DC Output Impedance
This is the effective output source resistance. It is dominated by
package lead resistance.
Full-Scale Error
This is the error in DAC output voltage when all 1s are loaded
into the DAC latch. Ideally the output voltage, with all 1s loaded
into the DAC latch, should be 2 V
REF
(+) – 1 LSB.
Zero-Scale Error
Zero-scale error is the error in the DAC output voltage when all
0s are loaded into the DAC latch. Ideally the output voltage,
with all 0s in the DAC latch should be equal to 2 V
REF
(–). Zero-
scale error is mainly due to offsets in the output amplifier.
Gain Error
Gain Error is defined as (Full-Scale Error) – (Zero-Scale Error).
GENERAL DESCRIPTION
DAC Architecture—General
Each channel consists of a straight 13-bit R-2R voltage-mode
DAC. The full-scale output voltage range is equal to twice the
reference span of V
REF
(+) – V
REF
(–). The DAC coding is straight
binary; all 0s produces an output of 2 V
REF
(–); all 1s produces
an output of 2 V
REF
(+) – 1 LSB.
The analog output voltage of each DAC channel reflects the
contents of its own DAC register. Data is transferred from the
external bus to the input register of each DAC on a per channel
basis.
Bringing the
CLR
line low switches all the signal outputs, V
OUT
A
to V
OUT
H, to the voltage level on the DUTGND pin. When the
CLR
signal is brought back high, the output voltages from the
DACs will reflect the data stored in the relevant DAC registers.
Data Loading to the AD7839
Data is loaded into the AD7839 in straight parallel 13-bit wide
words.
The DAC output voltages, V
OUT
A – V
OUT
H are updated to
reflect new data in the DAC registers.
The actual input register being written to is determined by the
logic levels present on the device’s address lines, as shown in
Table I.
Table I. Address Line Truth Table
A2
A1
A0
DAC Selected
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
INPUT REG A (DAC A)
INPUT REG B (DAC B)
INPUT REG C (DAC C)
INPUT REG D (DAC D)
INPUT REG E (DAC E)
INPUT REG F (DAC F)
INPUT REG G (DAC G)
INPUT REG H (DAC H)
相關PDF資料
PDF描述
AD7839AS Octal 13-Bit, Parallel Input, Voltage-Output DAC
AD783 Complete Very High Speed Sample-and-Hold Amplifier(高速采樣保持放大器)
AD7840AQ LC2MOS Complete 14-Bit DAC
AD7840ARS LC2MOS Complete 14-Bit DAC
AD7840JN LC2MOS Complete 14-Bit DAC
相關代理商/技術參數
參數描述
AD7839AS 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 13-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 13-BIT +/- 10V OUTPUT DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 13-BIT DAC
AD7839AS-REEL 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 13-bit 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:OCTAL 13-BIT +/- 10V OUTPUT DAC I.C. - Tape and Reel
AD7839ASZ 功能描述:IC DAC 13BIT OCTAL V-OUT 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數:12 數據接口:串行 轉換器數目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)
AD7839ASZ 制造商:Analog Devices 功能描述:IC 13-BIT DAC
AD7839ASZ-REEL 功能描述:IC DAC 13BIT OCT VOLT OUT 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓,單極 采樣率(每秒):*
主站蜘蛛池模板: 广安市| 新田县| 台东县| 北海市| 房产| 错那县| 洛隆县| 黑水县| 德化县| 维西| 临沂市| 深泽县| 云阳县| 吴桥县| 虞城县| 岳池县| 潞西市| 大港区| 福建省| 中方县| 三亚市| 南充市| 平塘县| 门头沟区| 东辽县| 濮阳县| 临海市| 东明县| 临泉县| 壶关县| 罗平县| 来安县| 黑龙江省| 娱乐| 通山县| 台南市| 恩施市| 怀安县| 蓝山县| 阿勒泰市| 许昌县|