- 您現在的位置：買賣IC網 > PDF目錄373920 > AD7854SQ (ANALOG DEVICES INC) 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs PDF資料下載
參數資料
| 型號： | AD7854SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 封裝： | 0.600 INCH, CERDIP-28 |
| 文件頁數： | 24/28頁 |
| 文件大小： | 264K |
| 代理商： | AD7854SQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁
AD7854/AD7854L
–
24
–
REV. B
MICROPROCESSOR INTERFACING
The parallel port on the AD7854/AD7854L allows the device to
be interfaced to microprocessors or DSP processors as a memory
mapped or I/O mapped device. The
CS
and
RD
inputs are
common to all memory peripheral interfacing. Typical inter-
faces to different processors are shown in Figures 38 to 41.
In all the interfaces shown, an external timer controls the
CONVST
input of the AD7854/AD7854L and the BUSY out-
put interrupts the host DSP. Also, the HBEN pin is connected
to address line A0 (XA0 in the case of the TMS320C30). This
maps the AD7854/AD7854L to two locations in the processor
memory space, ADCaddr and ADCaddr+1. Thus when writing
to the ADC, first the 8 LSBs of the 16-bit are written to address
location ADCaddr and then the 8 MSBs to location ADCaddr+1.
All the interfaces use a 12-bit data bus, so only one read is needed
from location ADCaddr to access the ADC output data register
or the status register. To read from the other registers, the
8 MSBs must be read from location ADCaddr+1. Interfacing
to 8-bit bus systems is similar, except that two reads are
required to obtain data from all the registers.
AD7854/AD7854L to ADSP-21xx
Figure 38 shows the AD7854/AD7854L interfaced to the
ADSP-21xx series of DSPs as a memory mapped device. A
single wait state may be necessary to interface the AD7854/
AD7854L to the ADSP-21xx depending on the clock speed of
the DSP. This wait state can be programmed via the data
memory waitstate control register of the ADSP-21xx (please see
ADSP-2100 Family Users Manual
for details). The following
instruction reads data from the AD7854/AD7854L:
AX
0
= DM(ADCaddr)
Data can be written to the AD7854/AD7854L using the
instructions:
DM (ADCaddr) = AY
0
DM (ADCaddr+
1
) = AY
1
where
ADCaddr
is the address of the AD7854/AD7854L in
ADSP-21xx data memory,
AX
0 contains the data read from the
ADC, and
AY
0 contains the 8 LSBs and
AY
1 the 8 MSBs of
data written to the AD7854/AD7854L.
ADSP-21xx*
A13
–
A1
DMS
A0
WR
IRQ2
D23
–
D8
CS
HBEN
WR
RD
BUSY
DB11
–
DB0
AD7854/
AD7854L*
ADDR
DECODE
EN
ADDRESS BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
RD
Figure 38. AD7854/AD7854L to ADSP-21xx Parallel Interface
AD7854/AD7854L to TMS32020, TMS320C25 and TMS320C5x
A parallel interface between the AD7854/AD7854L and the
TMS32020, TMS320C25 and TMS320C5x family of DSPs are
shown in Figure 39. The memory mapped addresses chosen for
the AD7854/AD7854L should be chosen to fall in the I/O
memory space of the DSPs.
The parallel interface on the AD7854/AD7854L is fast enough
to interface to the TMS32020 with no extra wait states. In the
TMS320C25 interface, data accesses may be slowed sufficiently
when reading from and writing to the part to require the inser-
tion of one wait state. In such a case, this wait state can be
generated using the single OR gate to combine the
CS
and
MSC
signals to drive the READY line of the TMS320C25, as
shown in Figure 39. Extra wait states are necessary when using
the TMS320C5x at their fastest clock speeds. Wait states can
be programmed via the IOWSR and CWSR registers (please see
TMS320C5x User Guide for details).
Data is read from the ADC using the following instruction:
IN D,ADCaddr
where
D
is the memory location where the data is to be stored
and
ADCaddr
is the I/O address of the AD7854/AD7854L.
Data is written to the ADC using the following two instructions:
OUT D
8
LSB, ADCaddr
OUT D
8
MSB, ADCaddr
+1
where
D
8
LSB
is the memory location where the 8 LSBs of data
are stored,
D
8
MSB
is the location where the 8 MSBs of data are
stored and
ADCaddr
and
ADCaddr
+1 are the I/O memory
spaces that the AD7854/AD7854L is mapped into.
TMS32020/
TMS320C25/
TMS320C50*
A15
–
A1
IS
READY
MSC
A0
STRB
R/
W
INT
x
D23
–
D0
TMS320C25
ONLY
CS
HBEN
WR
RD
BUSY
DB11
–
DB0
AD7854/
AD7854L*
ADDR
DECODE
EN
ADDRESS BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 39. AD7854/AD7854L to TMS32020/C25/C5x
Parallel Interface
相關PDF資料 |
PDF描述 |
|---|---|
| AD7854L* | 3.3V/5V Low Power RS232 3-Driver/5-Receiver Transceiver; Package: SSOP; No of Pins: 28; Temperature Range: 0°C to +70°C |
| AD7854BR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7854AR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7854L | 12-Bit Sampling ADC(單電源,200kSPS 12位采樣A/D轉換器) |
| AD7854 | 12-Bit Sampling ADC(單電源,200kSPS 12位采樣A/D轉換器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7856 | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC |
| AD7856AN | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:IC 14BIT ADC 7856 DIP24 |
| AD7856ANZ | 功能描述:IC ADC 14BIT 8CHAN 5V 24DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7856AR | 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7856AR-REEL | 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。