欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9446-80LVDS
廠商: Analog Devices, Inc.
英文描述: 16-Bit, 80/100 MSPS ADC
中文描述: 16位,80/100 MSPS的模數(shù)轉(zhuǎn)換器
文件頁數(shù): 6/36頁
文件大?。?/td> 952K
代理商: AD9446-80LVDS
AD9446
DIGITAL SPECIFICATIONS
AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, R
LVDS_BIAS
= 3.74 kΩ, unless otherwise noted.
Table 3.
Parameter
CMOS LOGIC INPUTS (DFS, DCS MODE, OUTPUT MODE)
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Capacitance
DIGITAL OUTPUT BITS—CMOS MODE (D0 to D15, OTR)
1
DRVDD = 3.3 V
High Level Output Voltage
Low Level Output Voltage
DIGITAL OUTPUT BITS—LVDS MODE (D0 to D15, OTR)
V
OD
Differential Output Voltage
2
V
OS
Output Offset Voltage
CLOCK INPUTS (CLK+, CLK)
Differential Input Voltage
Common-Mode Voltage
Input Resistance
Input Capacitance
1
Output voltage levels measured with 5 pF load on each output.
2
LVDS R
TERM
= 100 Ω.
Rev. 0 | Page 6 of 36
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
AD9446BSVZ-80
Min
Typ
2.0
10
2
3.25
247
1.125
0.2
1.3
1.5
1.1
1.4
2
AD9446BSVZ-100
Min
Typ
2.0
10
2
3.25
247
1.125
0.2
1.3
1.5
1.1
1.4
2
Unit
V
V
μA
μA
pF
V
V
mV
V
V
V
pF
Max
0.8
200
+10
0.2
545
1.375
1.6
1.7
Max
0.8
200
+10
0.2
545
1.375
1.6
1.7
SWITCHING SPECIFICATIONS
AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, unless otherwise noted.
Table 4.
Parameter
CLOCK INPUT PARAMETERS
Maximum Conversion Rate
Minimum Conversion Rate
CLK Period
CLK Pulse Width High
1
(t
CLKH
)
CLK Pulse Width Low
1
(t
CLKL
)
DATA OUTPUT PARAMETERS
Output Propagation Delay—CMOS (t
PD
)
2
(Dx, DCO+)
Output Propagation Delay—LVDS (t
PD
)
3
(Dx+), (t
CPD
)
3
(DCO+)
Pipeline Delay (Latency)
Aperture Delay (t
A
)
Aperture Uncertainty (Jitter, t
J
)
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
AD9446BSVZ-80
Min
Typ
80
12.5
5.0
5.0
3.35
2.1
3.6
13
60
AD9446BSVZ-100
Min
Typ
100
10
4.0
4.0
3.35
2.3
3.6
13
60
Unit
MSPS
MSPS
ns
ns
ns
ns
ns
Cycles
ns
fsec
rms
Max
1
4.8
Max
1
4.8
1
With duty cycle stabilizer (DCS) enabled.
2
Output propagation delay is measured from clock 50% transition to data 50% transition with 5 pF load.
3
LVDS R
TERM
= 100 Ω. Measured from the 50% point of the rising edge of CLK+ to the 50% point of the data transition.
相關(guān)PDF資料
PDF描述
AD9446-80PCB 16-Bit, 80/100 MSPS ADC
AD9480 8-Bit, 250 MSPS 3.3 V A/D Converter
AD9480-LVDS-PCB3 8-Bit, 250 MSPS 3.3 V A/D Converter
AD9480ASUZ-2501 8-Bit, 250 MSPS 3.3 V A/D Converter
AD9480BSUZ-2501 8-Bit, 250 MSPS 3.3 V A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9446-80LVDS/PCB 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT, 80/100 MSPS ADC - Bulk
AD9446-80LVDS/PCBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9446-80 制造商:Analog Devices 功能描述:16-BIT 180MSPS ADC EVAL BD - Bulk
AD9446-80LVDSPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit
AD9446-80PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 80/100 MSPS ADC
AD9446BSVZ-100 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16Bit 100 MSPS ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
主站蜘蛛池模板: 镇平县| 横峰县| 岗巴县| 孟津县| 钟山县| 大关县| 深圳市| 中山市| 仁化县| 江西省| 乌兰浩特市| 耒阳市| 东光县| 郧西县| 化德县| 蒲城县| 大余县| 绥德县| 洞头县| 东源县| 奎屯市| 南汇区| 洛川县| 甘孜| 逊克县| 海盐县| 菏泽市| 新田县| 象州县| 永川市| 平陆县| 和龙市| 铜山县| 天台县| 巍山| 三台县| 长兴县| 大厂| 清丰县| 财经| 安陆市|