欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9847
廠商: Analog Devices, Inc.
英文描述: 10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver
中文描述: 10位40 MSPS的CCD信號處理器集成時序驅(qū)動
文件頁數(shù): 20/28頁
文件大小: 428K
代理商: AD9847
REV. A
AD9847
–20–
H-Counter Synchronization
The H-Counter reset occurs on the sixth CLI rising edge following
the HD falling edge. The
PxGA
steering is synchronized with the
reset of the internal H-Counter (see Figure 13).
POWER-UP PROCEDURE
Recommended Power-Up Sequence
When the AD9847 is powered up, the following sequence is
recommended (refer to Figure 14 for each step).
1. Turn on power supplies for AD9847.
2. Apply the master clock input CLI, VD, and HD.
3. The
Precision Timing
core must be reset by writing a “0” to the
TGCORE_RSTB Register (Address x026) followed by writ-
ing a “l(fā)” to the TGCORE_RSTB Register. This will start the
internal timing core operation. Next, initialize the internal
0
0
0
1
1
2
1
1
1
0
0
3
1
1
0
0
0
1
2
3
4
5
6
7
8
9
10
11
12
14
15
0
1
2
3
0
2
3
4
H-COUNTER
RESET
VD
NOTES
1. INTERNAL H-COUNTER IS RESET ON THE SIXTH CLI RISING EDGE FOLLOWING THE HD FALLING EDGE.
2.
PxGA
STEERING IS SYNCHRONIZED WITH THE RESET OF THE INTERNAL H-COUNTER (MOSAIC SEPARATE MODE IS SHOWN).
3. VD FALLING EDGE SHOULD OCCUR ONE CLOCK CYCLE BEFORE HD FALLING EDGE FOR PROPER
PxGA
LINE SYNCHRONIZATION.
HD
X
X
X
X
X
X
X
PxGA
GAIN
REGISTER
CLI
X
X
X
X
X
X
X
H-COUNTER
(PIXEL COUNTER)
3ns MIN
2
3
5
3ns MIN
X
X
Figure 13. H-Counter Synchronization
VDD
(INPUT)
SERIAL
WRITES
VD
(OUTPUT)
1 H
ODD FIELD
EVEN FIELD
DIGITAL
OUTPUTS
CLOCKS ACTIVE WHEN OUT_CONT REGISTER IS
UPDATED AT VD/HD EDGE
H1/H3, RG
H2/H4
t
PWR
CLI
(INPUT)
HD
(OUTPUT)
1V
***
***
***
***
Figure 14. Recommended Power-Up Sequences
circuitry by first writing “110101” or “53” decimal to the
INITIAL1 Register (Address x020). Finally, write “000100”
or “4” decimal to the INITIAL2 Register (Address x00F).
4. Write a “1” to the PREVENTUPDATE Register (Address x019).
This will prevent the updating of the serial register data.
5. Write to the desired registers to configure high speed timing
and horizontal timing.
6. Write a “1” to the OUT_CONT Register (Address x016).
This will allow the outputs to become active after the next
VD/HD rising edge.
7. Write a “0” to the PREVENTUPDATE Register (Address x019).
This will allow the serial information to be updated at the
next VD/HD falling edge.
8. The next VD/HD falling edge allows register updates to occur,
including OUT_CONT, which enables all clock outputs.
相關(guān)PDF資料
PDF描述
AD9847AKST 10-Bit 40 MSPS CCD Signal Processor with Integrated Timing Driver
AD9848KST CCD Signal Processors with Integrated Timing Driver
AD9848 CCD Signal Processors with Integrated Timing Driver
AD9849 CCD Signal Processors with Integrated Timing Driver
AD9849KST CCD Signal Processors with Integrated Timing Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9847AKCPZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9847AKCPZRL 制造商:Analog Devices 功能描述:DISPLAY DRVR, 10-BIT 40MSPS CCD SGNL PROCESSOR W/ INTEGRATED - Tape and Reel
AD9847AKST 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Trays
AD9847AKSTRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V/5V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Tape and Reel
AD9847AKSTZ 功能描述:IC CCD SIGNAL PROC 10BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
主站蜘蛛池模板: 桐城市| 台前县| 隆化县| 玉林市| 石狮市| 隆昌县| 江孜县| 富顺县| 佳木斯市| 图片| 平顶山市| 酉阳| 革吉县| 白沙| 九龙城区| 孟连| 台江县| 梁河县| 临夏市| 清镇市| 项城市| 鹿泉市| 广南县| 辽源市| 芒康县| 宿迁市| 改则县| 馆陶县| 南宫市| 杨浦区| 原平市| 徐汇区| 徐水县| 土默特左旗| 屯门区| 平原县| 丹寨县| 台南县| 无棣县| 临泽县| 大理市|