- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9864BCPZ (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數(shù)資料
| 型號： | AD9864BCPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | LEAD FREE, MO-220VKKD-2, LFCSP-48 |
| 文件頁數(shù)： | 28/44頁 |
| 文件大小： | 1984K |
| 代理商： | AD9864BCPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9864
0
–10
–20
–30
–50
d
–40
NORMALIZED FREQUENCY (RELATIVE TO
f
OUT
)
–60
–70
–80
0.5
0
1.0
1.5
2.0
NOTCH AT ALL ALIAS FREQUENCIES
0
When tuning the LC tank, the sampling clock frequency must
be stable and the LNA/mixer, LO synthesizer, and ADC must
all be placed in standby. Large LO and IF signals present at the
inputs of the AD9864 can corrupt the calibration. These signals
should be minimized or disabled during the calibration
sequence. Tuning is triggered when the ADC is taken out of
standby if the TUNE_LC bit of Register 0x1C has been set. This
bit will clear when the tuning operation is complete (less than
6 ms). The tuning codes can be read from the 3-bit CAPL1
(0x1D) and the 6-bit CAPL0 (0x1E) registers.
In a similar manner, tuning of the RC resonator is activated if
the TUNE_RC bit of Register 0x1C is set when the ADC is
taken out of standby. This bit will clear when tuning is com-
plete. The tuning code can be read from the CAPR (0x1F)
register. Setting both the TUNE_LC and TUNE_RC bits tunes
the LC tank and the active RC resonator in succession. During
tuning, the ADC is not operational and neither data nor a clock
is available from the SSI port. Table 15 lists the recommended
sequence of the SPI commands for tuning the ADC, and
Table 16 lists all of the SPI registers associated with band-pass
Σ- ADC.
Table 15. Tuning Sequence
Address (Hex)
Value
Comments
0x00
0x45
LO synthesizer, LNA/mixer, and
ADC are placed in standby.*
0x1C
0x03
Set TUNE_LC and TUNE_RC. Wait
for CLK to stabilize if CLK
synthesizer used.
0x00
0x44
Take the ADC out of standby. Wait
for 0x1C to clear (<6 ms).
LNA/mixer can now be taken out
of standby
*If external CLK VCO or source used, the CLK oscillator must also be disabled.
Large IF or LO signals can corrupt the calibration; these signals should be
disabled during the calibration sequence.
Table 16. SPI Registers Associated with Band-Pass Σ-
ADC
Address
(Hex)
Value
Width
0x00
(7:0)
8
0x1C
(1)
(0)
1
0x1D
(2:0)
3
0x1E
(5:0)
6
0x1F
(7:0)
8
Figure 48. Signal Transfer Function of the Band-Pass Σ-
Modulator from 0 f
CLK
to 2f
CLK
Figure 49 shows the nominal signal transfer function magni-
tude for frequencies near the
f
CLK
/8 pass band. The width of the
pass band determines the transfer function droop, but even at
the lowest oversampling ratio (48) where the pass band edges
are at ±
f
CLK
/192 (±0.005
f
CLK
), the gain variation is less than
0.5 dB. Note that the amount of attenuation offered by the sig-
nal transfer function near
f
CLK
/8 should also be considered when
determining the narrow-band IF filtering requirements preced-
ing the AD9864.
–0.10
0
–5
d
–10
NORMALIZED FREQUENCY (RELATIVE TO
f
CLK
)
–15
–20
–0.05
0
0.05
0.10
0
Default
Value
0xFF
0
0
0
0x00
0x00
Name
STBY
TUNE_LC
TUNE_RC
CAPL1 (2:0)
CAPL1 (5:0)
CAPR
1
Figure 49. Magnitude of the ADC’s Signal Transfer Function near f
CLK
/8
Tuning of the Σ- modulator’s two continuous-time resonators
is essential in realizing the ADC’s full dynamic range and must
be performed upon system startup. To facilitate tuning of the
LC tank, a capacitor array is internally connected to the MXOP
and MXON pins. The capacitance of this array is programmable
from 0 pF to 200 pF ± 20% and can be programmed either
automatically or manually via the SPI port. The capacitors of
the active RC resonator are similarly programmable. Note that
the AD9864 can be placed in and out of its standby mode with-
out retuning since the tuning codes are stored in the SPI Registers.
Once the AD9864 has been tuned, the noise figure degradation
attributed solely to the temperature drift of the LC and RC
resonators is minimal. Since the drift of the RC resonator is
actually negligible compared to that of the LC resonator, the
external L and C components’ temperature drift characteristics
tend to dominate. Figure 50 shows the degradation in noise
figure as the product of the LC value is allowed to vary from
–12.5% to +12.5%. Note that the noise figure remains relatively
Rev. 0 | Page 28 of 44
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9864BCPZRL | IF Digitizing Subsystem |
| AD9866BCPRL | Broadband Modem Mixed Signal Front End |
| AD9866CHIPS | Broadband Modem Mixed Signal Front End |
| AD9866 | Broadband Modem Mixed Signal Front End |
| AD9866-EB | Broadband Modem Mixed Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9864BCPZ | 制造商:Analog Devices 功能描述:IC, IF SUBSYSTEM, 16-24BIT, 6.8KHZ-270KH |
| AD9864BCPZRL | 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9864-EB | 制造商:Analog Devices 功能描述: |
| AD9864-EBZ | 功能描述:BOARD EVAL FOR AD9864 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9864 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9865 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。