- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373969 > AD9866-EB (Analog Devices, Inc.) Broadband Modem Mixed Signal Front End PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9866-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Broadband Modem Mixed Signal Front End |
| 中文描述： | 寬帶調(diào)制解調(diào)器混合信號(hào)前端 |
| 文件頁(yè)數(shù)： | 26/48頁(yè) |
| 文件大小： | 1647K |
| 代理商： | AD9866-EB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
AD9866
Rev. 0 | Page 26 of 48
0
6-BIT DIGITAL WORD-DECIMAL EQUIVALENT
G
0
48
24
60
66
–12
–6
0
6
12
18
24
30
36
42
54
42
48
30
36
6
12
18
Figure 56. Digital Gain Mapping of RxPGA
Table 15. SPI Registers RxPGA Control
Address (Hex)
Bit
0x09
(6)
(5:0)
0x0B
(6)
(5)
(3)
Description
Enable RxPGA update via SPI
RxPGA gain code
Select TxPGA via PGA[5:0]
Select RxPGA via PGA[5:0]
Enable software GAIN strobe –
full-duplex
Enable RxPGA update via Tx[5:0] –
full-duplex
3-bit RxPGA gain mapping –
half-duplex
(2)
(1)
The RxPGA gain register can be updated via the Tx[5:0] port,
the PGA[5:0] port, or the SPI port. The first two methods allow
fast updates of the RxPGA gain register and should be
considered for digital AGC functions requiring a fast closed-
loop response. The SPI port allows direct update and readback
of the RxPGA gain register via Reg. 0x09 with an update rate
limited to 1.6 MSPS (with SCLK = 32 MHz). Note that Bit 6 of
Reg. 0x09 must be set for a read or write operation.
Updating the RxPGA via the Tx[5:0] port is an option only in
full-duplex mode.
1
In this case, a high level on the GAIN pin
2
with Tx SYNC low programs the PGA setting on either the
rising edge or falling edge of RXCLK, as shown in Figure 57.
The GAIN pin must be held high, TxSYNC must be held low,
and GAIN data must be stable for one or more clock cycles to
update the RxPGA gain setting. A low level on the GAIN pin
enables data to be fed to the digital interpolation filter. This
interface should be considered when upgrading existing designs
from the AD9876 MxFE product or half-duplex applications
trying to minimize an ASIC’s pin count.
1
Default setting for full-duplex mode (MODE = 1) .
2
The GAIN strobe can also be set in software via Reg. 0x0B, Bit 3 for
continuous updating. This eliminates the requirement for external GAIN
signal, reducing the ASIC pin count by 1.
t
SU
RXCL
K
Tx
SYNC
Tx [5:0
]
t
HD
GAIN
GAIN
0
Figure 57. Updating RxPGA via Tx[5:0] in Full-Duplex Mode
Updating the RxPGA (or TxPGA) via the PGA[5:0] port is an
option for both the half-duplex
3
and full-duplex interfaces. The
PGA port consists of an input buffer that passes the 6-bit data
appearing at its input directly to the RxPGA (or TxPGA) gain
register with no gating signal required. Bit 5 or Bit 6 of Reg.
0x0B is used to select whether the data updates the RxPGA or
TxPGA gain register. In applications that switch between
RxPGA and TxPGA gain control via PGA[5:0], be careful that
the RxPGA (or TxPGA) is not inadvertently loaded with the
wrong data during a transition. In the case of an RxPGA to
TxPGA transition, first deselect the RxPGA gain register, update
the PGA[5:0] port with the desired TxPGA gain setting, and
then select the TxPGA gain register.
The RxPGA also offers an alternative 3-bit word gain mapping
option
4
that provides a 12 dB to +36 dB span in 8 dB incre-
ments as shown in Table 16. The 3-bit word is directed to
PGA[5:3] with PGA[5] being the MSB. This feature is backward
compatible with the AD9975 MxFE and allows direct interfac-
ing to the CX11647 or INT5130 HomePlug 1.0 PHYs.
Table 16. PGA Timing for AD9975 Backward Compatible
Mode
Digital Gain Setting
PGA[5:3]
Decimal
000
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
Gain (dB)
12
12
4
4
12
20
28
36
3
Default setting for half-duplex mode (MODE = 0).
4
Default setting for MODE = 0 and CONFIG =1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9866BCP | Broadband Modem Mixed Signal Front End |
| AD9870 | IF Digitizing Subsystem |
| AD9870EB | IF Digitizing Subsystem |
| AD9873 | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | Analog Front End Converter for Set-Top Box, Cable Modem |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9867 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9867BCPZ | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤(pán)（7x7） 包裝:托盤(pán) |
| AD9867BCPZRL | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤(pán)（7x7） 包裝:托盤(pán) |
| AD9867-EBZ | 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
| AD9867-WAFER | 功能描述:IC MXFE 75MSPS FOR TX/RX 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。