
AD9866
Parameter
3 dB Bandwidth
Stop Band Rejection (0.289 f
OSCIN
to 0.711 f
OSCIN
)
PLL CLK MULTIPLIER
OSCIN Frequency Range
Internal VCO Frequency Range
Duty Cycle
OSCIN Impedance
CLKOUT1 Jitter
5
CLKOUT2 Jitter
6
CLKOUT1 and CLKOUT2 Duty Cycle
7
Rev. 0 | Page 4 of 48
Temp
Full
Full
Full
Full
Full
25°C
25°C
25°C
Full
Test Level
V
V
IV
IV
II
V
III
III
III
Min
5
20
40
45
Typ
Max
80
200
60
55
Unit
f
OUT
/f
DAC
dB
MHz
MHz
%
Μ//pF
ps rms
ps rms
%
0.1202
50
100//3
12
6
1
Gain error and gain temperature coefficients are based on the ADC only (with a fixed 1.23 V external reference and a 1 V p-p differential analog input).
2
TxDAC IOUTFS = 20 mA, differential output with 1:1 transformer with source and load termination of 50 , F
OUT
= 5 MHz, 4× interpolation.
3
IOUN full-scale current = 80 mA, f
OSCIN
= 80 MHz, f
DAC
=160 MHz, 2× interpolation.
4
Use external amplifier to drive additional load.
5
Internal VCO operates at 200 MHz , set to divide-by
-
1.
6
Because CLKOUT2 is a divided down version of OSCIN, its jitter is typically equal to OSCIN.
7
CLKOUT2 is an inverted replica of OSCIN, if set to divide-by-1.
RX PATH SPECIFICATIONS
Table 2. AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%; half- or full-duplex operation with CONFIG = 0 default
power bias settings, unless otherwise noted
Parameter
Rx INPUT CHARACTERISTICS
Input Voltage Span (RxPGA gain = 10 dB)
Input Voltage Span (RxPGA gain = +48 dB)
Input Common-Mode Voltage
Differential Input Impedance
Temp
Full
Full
25°C
25°C
Test Level
III
III
III
III
Min
Typ
6.33
8
1.3
400
4.0
53
2.7
2.4
12
48
1
Monotonic
0.5
20
±1
20
100
12
10.5
10.0
Max
Unit
V p-p
mV p-p
V
pF
MHz
nV/rtHz
nV/rtHz
dB
dB
dB
dB
dB
MHz
dB
dB
ns
ns
Bits
MSPS
Cycles
Cycles
Input Bandwidth (with RxLPF Disabled, RxPGA = 0 dB)
Input Voltage Noise Density (RxPGA Gain = 36 dB, f
3 dBF
= 26 MHz)
Input Voltage Noise Density (RxPGA Gain = 48 dB, f
3 dBF
= 26 MHz)
RxPGA CHARACTERISTICS
Minimum Gain
Maximum Gain
Gain Step Size
Gain Step Accuracy
Gain Range Error
RxLPF CHARACTERISTICS
Cutoff Frequency (f
3 dBF
) range
Attenuation at 55.2 MHz with f
3 dBF
= 21 MHz
Pass-Band Ripple
Settling Time to 5 dB RxPGA Gain Step @ f
ADC
= 50 MSPS
Settling Time to 60 dB RxPGA Gain Step @ f
ADC
= 50 MSPS
ADC DC CHARACTERISTICS
Resolution
Conversion Rate
RX PATH LATENCY
1
Full-Duplex Interface
Half-Duplex Interface
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
Full
25°C
25°C
25°C
25°C
NA
FULL
Full
Full
III
III
III
III
III
III
III
III
III
III
III
III
III
NA
II
V
V
15
5
35
80