- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9876BSTRL (ANALOG DEVICES INC) Broadband Modem Mixed-Signal Front End PDF資料下載
參數資料
| 型號： | AD9876BSTRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Broadband Modem Mixed-Signal Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | LQFP-48 |
| 文件頁數： | 20/24頁 |
| 文件大小： | 666K |
| 代理商： | AD9876BSTRL |
REV. A
AD9876
–20–
the first address to be accessed. The AD9876 will automatically
increment the address for each successive byte required for the
multibyte communication cycle.
Figures 10a and 10b show how the serial port words are built
for each of these modes.
SENABLE
SCLK
SDATA
R/WI6
(N)
I5
(N)
I3
I4
I2
I1
I0
D7
N
D6
N
D2
0
D1
0
D0
0
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
Figure 10a. Serial Register Interface Timing MSB-First
SENABLE
SCLK
SDATA
I0
I6
(N)
I5
(N)
I3
I4
I2
I1
R/W
D7
N
D6
N
D2
0
D1
0
D0
0
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
Figure 10b. Serial Register Interface Timing LSB-First
Notes on Serial Port Operation
The serial port is disabled and all registers are set to their default
values during a hardware reset. During a software reset, all
registers except Register 0 are set to their default values. Regis-
ter 0 will remain at the last value sent, with the exception that
the Software Reset Bit will be set to 0.
The serial port is operated by an internal state machine and is
dependent on the number of SCLK cycles since the last time
SENABLE
went active. On every eighth rising edge of SCLK, a
byte is transferred over the SPI. During a multibyte write cycle,
this means the registers of the AD9876 are not simultaneously
updated but occur sequentially. For this reason, it is recom-
mended that single byte transfers be used when changing the
SPI configuration or performing a software reset.
Table IV. Register Layout
Address
(hex)
Default
(hex)
0
×
00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Comments
0
SPI
LSB First
Software
Reset
Read/Write
1
Power-
Down
Regulator
Power-
Down
PLL-B
Power-
Down
PLL-A
Power-
Down
DAC
Power-
Down
Interpolator
Power-
Down
Rx
Reference
Power-
Down
ADC and
FPGA
Power-
Down
Rx LPF and
CPGA
0
×
00
Read/Write
PWR DN
Pin Low
2
Power-
Down
Regulator
Power-
Down
PLL-B
Power-
Down
PLL-A
Power-
Down
DAC
Power-
Down
Interpolator
Power-
Down
Rx
Reference
Power-
Down
ADC and
FPGA
Power-
Down
Rx LPF and
CPGA
0
×
9F
Read/Write
PWR DN
Pin High
3
Tx Port
Negative
Edge
Sampling
ADC Clock
Source
PLL-B/2
PLL-B
(
×
M) Multiplier
<5:4>
PLL-B
( N) Divider
<3:3>
PLL-A
(
×
M) Multiplier
<1:0>
0
×
02
Read/Write
4
Rx Port
Negative
Edge
Sampling
Rx LPF
Tuning
In Progress
(Read-Only)
Rx Path
DC Offset
Correction Bypass
Rx Digital Fast ADC
HPF
Wideband
Rx LPF
Enable
1-Pole
Rx LPF
Rx LPF
Bypass
0
×
01
Read/Write
Sampling
5
Rx LPF f
c
Adjust <7:0>
0
×
80
0
×
00
Read/Write
6
PGA
Gain Set
by Register
Rx Path Gain Adjust <4:0>
Read/Write
7
Interpolation Filter Select
<3:0>
Power-Down
Interpolator
at
Tx QUIET
Pin Low
Tx Port
LS Nibble
First
Tx Port
Demultiplexer
Bypass
0
×
00
Read/Write
8
Invert
CLK-B
Invert
CLK-A
Disable
CLK-B
Disable
CLK-A
Three-State
Rx Port
Rx Port
LS Nibble
First
Rx Port
Multiplexer
Bypass
0
×
00
Read/Write
F
Die Revision Number <3:0>
Read- Only
相關PDF資料 |
PDF描述 |
|---|---|
| AD9877 | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877ABS | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877-EB | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9882KST-100 | Dual Interface for Flat Panel Displays |
| AD9882KST-140 | Dual Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9876EB | 制造商:Analog Devices 功能描述: |
| AD9876-EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877ABS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9877ABS-1 | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。