- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9877 (Analog Devices, Inc.) Mixed-Signal Front End Set-Top Box, Cable Modem PDF資料下載
參數資料
| 型號： | AD9877 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Mixed-Signal Front End Set-Top Box, Cable Modem |
| 中文描述： | 混合信號前端機頂盒，電纜調制解調器 |
| 文件頁數： | 19/36頁 |
| 文件大小： | 1094K |
| 代理商： | AD9877 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9877
REGISTER 0x00—INITIALIZATION
Bits 0–4: OSCIN Multiplier
This register field is used to program the on-chip multiplier
(PLL) that generates the chip’s high frequency system clock f
SYSCLK
.
Rev. B | Page 19 of 36
To multiply the external crystal clock f
OSCIN
by 16 decimals, for
example, program Register 0x00, Bits 4:0 as 0x10. The default
value of M is 0x08. Valid entries range from M = 1 to 31. When
M equals 1, the PLL is disabled. All internal clocks are derived
directly from OSCIN.
The PLL requires 200 MCLK cycles to regain frequency lock
after a change in M, the clock multiplier value. After the
recapture time of the PLL, the frequency of f
SYSCLK
is stable.
For timing integrity, certain restrictions on the values of M and
N apply when both AD9877 transmit and receive paths are
used. The supported modes are shown in Table 5.
Table 5. ADC Clock Select
ADC Clock Select
1, f
OSCIN
0, f
MCLK
(PLL derived)
N
3
4
3
4
M
6
8
12
16
Bit 5: RESET
Writing a 1 to this bit resets the registers to their default values
and restarts the chip. The RESET bit always reads back 0. The
bits in Register 0x00 are not affected by this software reset. A
low level at the RESET pin, however, would force all registers,
including all bits in Register 0x00, to their default state.
Bit 6: LSB First
Active high indicates SPI serial port access of instruction byte
and data registers are least significant bit (LSB) first. Default low
indicates most significant bit (MSB) first format.
Bit 7: SDIO Bidirectional
Active high configures the serial port as a three-signal port with
the SDIO pin used as a bidirectional input/output pin. Default
low indicates the serial port uses four signals with SDIO con-
figured as an input and SDO configured as an output.
REGISTER 0x01—CLOCK CONFIGURATION
Bits 0–5: MCLK Divider
This register determines the output clock on the REFCLK pin.
At default zero (R = 0), REFCLK provides a buffered version of
the OSCIN clock signal for other chips.
The register can also be used to divide the chip’s master clock,
f
MCLK
, by R, where R is an integer between 2 and 63. The
generated reference clock on the REFCLK pin can be used for
external frequency controlled devices.
Bit 6: SYSCLK Divider
The OSCIN multiplier output clock, f
SYSCLK
, can be divided by 4
or 3 to generate the chip’s master clock. Active high indicates a
divide ratio of N = 3. Default low configures a divide ratio of
N = 4.
Bit 7: PLL Lock Detect
When this bit is set low, the REFCLK pin functions in its default
mode and provides an output clock with frequency f
MCLK
/R, as
described previously.
If this bit is set to 1, the REFCLK pin is configured to indicate
whether the PLL is locked to f
OSCIN
. In this mode, the REFCLK
pin should be low-pass filtered with an RC filter of 1.0 kΩ and
0.1 μF. A high output on REFCLK indicates the PLL has
achieved lock with f
OSCIN
.
REGISTER 0x02—POWER-DOWN
Sections of the chip that are not used can be powered down
when the corresponding bits are set high. This register has a
default value of 0x00, with all sections active.
Bit 0: Power-Down 8-Bit ADC
Active high powers down the 8-bit ADC.
Bit 3: Power-Down 12-Bit ADC Reference
Active high powers down the 12-bit ADC reference.
Bit 4: Power-Down 12-Bit ADC
Active high powers down the 12-bit ADC.
Bit 5: Power-Down Digital Tx
Active high powers down the digital transmit section of the
chip, similar to the function of the PWRDN pin.
Bit 6: Power-Down DAC Tx
Active high powers down the DAC.
Bit 7: Power-Down PLL
Active high powers down the OSCIN multiplier.
REGISTER 0x03–0x06—Σ-Δ CONTROL WORDS
The Σ-Δ control words are 12 bits wide and split into MSB Bits
[11:4] and LSB Bits [3:0]. Changes to the Σ-Δ control words
take effect immediately for every MSB or LSB register write.
Σ-Δ output control words have a default value of 0. The control
words are in straight binary format, with 0x000 corresponding
to the bottom of the scale and 0xFFF corresponding to the top
of the scale (see Figure 19 for details).
If flag enable (Bit 0 of Register 0x03 or 0x05) is set high, the
SDELTA pins maintains a fixed logic level determined directly
by the MSB of the Σ-Δ control word.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9877ABS | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877-EB | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9882KST-100 | Dual Interface for Flat Panel Displays |
| AD9882KST-140 | Dual Interface for Flat Panel Displays |
| AD9882 | Dual Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9877ABS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9877ABS-1 | 制造商:Analog Devices 功能描述: |
| AD9877ABSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9877BS | 制造商:Analog Devices 功能描述: |
| AD9877-EB | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。