- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9877 (Analog Devices, Inc.) Mixed-Signal Front End Set-Top Box, Cable Modem PDF資料下載
參數資料
| 型號： | AD9877 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Mixed-Signal Front End Set-Top Box, Cable Modem |
| 中文描述： | 混合信號前端機頂盒，電纜調制解調器 |
| 文件頁數： | 23/36頁 |
| 文件大小： | 1094K |
| 代理商： | AD9877 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9877
When this bit is set default low, the AD9877 serial port is in
MSB-first format. In MSB-first mode, the instruction byte and
data bytes must be written from the MSB to the LSB. In MSB-
first mode, the serial port internal byte address generator
decrements for each byte of the multibyte communication cycle.
Rev. B | Page 23 of 36
When incrementing from 0x1F, the address generator changes
to 0x00. When decrementing from 0x00, the address generator
changes to 0x1F.
NOTES ON SERIAL PORT OPERATION
The AD9877 serial port configuration bits reside in Bit 6 and
Bit 7 of Register 0x00. It is important to note that the
configuration changes immediately upon writing to the last bit
of the register. For multibyte transfers, writing to this register
may occur during the middle of the communication cycle.
Care must be taken to compensate for this new configuration
for the remaining bytes of the current communication cycle.
The same considerations apply to setting the RESET bit in
Register 0x00. All other registers are set to their default values,
but the software reset does not affect the bits in Register 0x00. It
is recommended to use only single-byte transfers when chang-
ing serial port configurations or initiating a software reset.
A write to Bits 1, 2, and 3 of Register 0x00 with the same logic
levels as Bits 7, 6, and 5 (bit pattern: XY1001YX binary) allows
the host processor to reprogram a lost serial port configuration
and to reset the registers to their default values. A second write
to Register 0x00 with RESET bit low and serial port configura-
tion as specified above (XY) reprograms the OSCIN multiplier
setting. A changed f
SYSCLK
frequency is stable after a maximum
of 200 f
MCLK
cycles.
CS
R/W
N1
N0
A4
A3
A2
A1
A0 D7nD6n
D20D10D00
D7nD6n
D20D10D00
SCLK
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SDIO
SDO
0
Figure 22. Serial Register Interface Timing MSB First
D00D10D20
D6nD7n
SCLK
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SDIO
SDO
CS
A0
A1
A2
A3
A4
N0
N1 R/W D00D10D20
D6nD7n
0
Figure 23. Serial Register Interface Timing LSB First
0
SCLK
INSTRUCTION BIT 7
INSTRUCTION BIT 6
t
SCLK
t
DH
t
PWL
t
PWH
t
DS
SDIO
CS
t
DS
Figure 24. Timing Diagram for Register Write to AD9877
0
SCLK
SDIO
SDO
CS
DATA BIT N
DATA BIT N – 1
t
DV
Figure 25. Timing Diagram for Register Read from AD9877
相關PDF資料 |
PDF描述 |
|---|---|
| AD9877ABS | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877-EB | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9882KST-100 | Dual Interface for Flat Panel Displays |
| AD9882KST-140 | Dual Interface for Flat Panel Displays |
| AD9882 | Dual Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9877ABS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9877ABS-1 | 制造商:Analog Devices 功能描述: |
| AD9877ABSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9877BS | 制造商:Analog Devices 功能描述: |
| AD9877-EB | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。