- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9882KST-100 (ANALOG DEVICES INC) Dual Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9882KST-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Dual Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | PLASTIC, MS-026BED, LQFP-100 |
| 文件頁(yè)數(shù)： | 17/36頁(yè) |
| 文件大小： | 370K |
| 代理商： | AD9882KST-100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
REV. A
AD9882
–17–
The COAST function allows the PLL to continue to run at the
same frequency, in the absence of the incoming Hsync signal or
during disturbances in Hsync (such as equalization pulses). This
may be used during the vertical sync period, or any other time
that the Hsync signal is unavailable. Also, the polarity of the
Hsync signal may be set through the Hsync Polarity Bit (Register
10H, Bit 6). If not using automatic polarity detection, the Hsync
polarity bit should be set to match the polarity of the Hsync
input signal.
TIMING (ANALOG INTERFACE)
The following timing diagrams show the operation of the AD9882.
The Output Data Clock signal is created so that its rising edge
always occurs between data transitions and can be used to latch
the output data externally.
DATA
HSOUT
t
SKEW
DATACK
t
DCYCLE
t
PER
Figure 7. Output Timing
Hsync Timing
Horizontal Sync (Hsync) is processed in the AD9882 to elimi-
nate ambiguity in the timing of the leading edge with respect to
the phase-delayed pixel clock and data.
The Hsync input is used as a reference to generate the pixel
sampling clock. The sampling phase can be adjusted, with respect
to Hsync, through a full 360
∞
in 32 steps via the Phase Adjust
Register (Register 04H) to optimize the pixel sampling time.
Display systems use Hsync to align memory and display write
cycles, so it is important to have a stable timing relationship
between Hsync output (HSOUT) and data clock (DATACK).
Three things happen to Horizontal Sync in the AD9882. First,
the polarity of Hsync input is determined and will thus have a
known output polarity. The known output polarity can be pro-
grammed either active high or active low (Register 10H, Bit 5).
Second, HSOUT is aligned with DATACK and data outputs.
Third, the duration of HSOUT (in pixel clocks) is set via
Register 07H. HSOUT is the sync signal that should be used to
drive the rest of the display system.
Coast Timing
In most computer systems, the Hsync signal is provided continu-
ously on a dedicated wire. In these systems, the COAST function
is unnecessary and should be disabled using Register 11H, Bits 1
–
3.
In some systems, however, Hsync is disturbed during the Vertical
Sync period (Vsync). In other cases, Hsync pulses disappear.
In other systems, such as those that employ Composite Sync
(Csync) signals or embedded Sync-on-Green (SOG), Hsync
includes equalization pulses or other distortions during Vsync. To
avoid upsetting the clock generator during Vsync, it is important
to ignore these distortions. If the pixel clock PLL sees extraneous
pulses, it will attempt to lock to this new frequency and will
have changed frequency by the end of the Vsync period. It will
then take a few lines of correct Hsync timing to recover at the
beginning of a new frame, resulting in a
“
tearing
”
of the image
at the top of the display.
The COAST function is provided to eliminate this problem. It
is an internally generated signal, created by the sync processing
engine that disables the PLL input and allows the clock to free-run
at its then-current frequency. The PLL can free-run for several
lines without significant frequency drift.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9882KST-140 | Dual Interface for Flat Panel Displays |
| AD9882 | Dual Interface for Flat Panel Displays |
| AD9883ABST-RL140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9882KST-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk 制造商:Analog Devices 功能描述:IC DUAL INTERFACE |
| AD9882KSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9883 | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
| AD9883/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS Analog Interface for Flat Panel Displays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。