欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD9948
廠商: Analog Devices, Inc.
英文描述: 10-Bit CCD Signal Processor with Precision Timing⑩ Core
中文描述: 10位CCD信號(hào)處理器核心精確定時(shí)⑩
文件頁(yè)數(shù): 15/28頁(yè)
文件大?。?/td> 539K
代理商: AD9948
REV. 0
AD9948
–15–
Table XI. Precision Timing Edge Locations
Quadrant
Edge Location (Decimal)
Register Value (Decimal)
Register Value (Binary)
I
II
III
IV
0 to 11
12 to 23
24 to 35
36 to 47
0 to 11
16 to 27
32 to 43
48 to 59
000000 to 001011
010000 to 011011
100000 to 101011
110000 to 111011
H-Driver and RG Outputs
In addition to the programmable timing positions, the AD9948
features on-chip output drivers for the RG and H1–H4 outputs.
These drivers are powerful enough to directly drive the CCD
inputs. The H-driver and RG driver current can be adjusted
for optimum rise/fall time into a particular load by using the
DRVCONTROL register (Address x062). The DRVCONTROL
register is divided into five different 3-bit values, each one being
adjustable in 4.1 mA increments. The minimum setting of 0 is
equal to OFF or three-state, and the maximum setting of 7 is
equal to 30.1 mA.
As shown in Figure 6, the H2/H4 outputs are inverses of H1/H3.
The internal propagation delay resulting from the signal inversion
is less than l ns, which is significantly less than the typical rise
time driving the CCD load. This results in a H1/H2 crossover
voltage at approximately 50% of the output swing. The crossover
voltage is not programmable.
Digital Data Outputs
The AD9948 data output phase is programmable using the
DOUTPHASE register (Address x064). Any edge from 0 to 47
may be programmed, as shown in Figure 7a. The pipeline delay
for the digital data output is shown in Figure 7b.
FIXED CROSSOVER VOLTAGE
H1/H3
H2/H4
t
PD
H2/H4
H1/H3
t
RISE
t
PD
t
RISE
<<
Figure 6. H-Clock Inverse Phase Relationship
NOTES
1. DIGITAL OUTPUT DATA (DOUT) PHASE IS ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO ANY OF THE 48 LOCATIONS.
P[0]
P[48] = P[0]
CLI
1 PIXEL PERIOD
P[12]
P[24]
P[36]
DOUT
t
OD
Figure 7a. Digital Output Phase Adjustment
NOTES
DEFAULT TIMING VALUES ARE SHOWN: SHDLOC = 0, DOUT PHASE = 0.
HIGHER VALUES OF SHD AND/OR DOUTPHASE WILL SHIFT DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION.
DOUT
CCDIN
CLI
SHD
(INTERNAL)
N
N+1
N+2
N+12
N+11
N+10
N+9
N+8
N+7
N+6
N+5
N+4
N+3
N+13
N–13
N–3
N–4
N–5
N–6
N–7
N–8
N–9
N–10
N–11
N–12
N–2
N–1
N+1
N
SAMPLE PIXEL N
PIPELINE LATENCY = 11 CYCLES
t
CLIDLY
N–1
Figure 7b. Pipeline Delay for Digital Data Output
相關(guān)PDF資料
PDF描述
AD9948KCP 10-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9948KCPRL 10-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9949KCP 12-Bit CCD Signal Processor with Precision Timing Core
AD9949 12-Bit CCD Signal Processor with Precision Timing Core
AD9949KCPZRL 12-Bit CCD Signal Processor with Precision Timing Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9948AKCPZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9948AKCPZRL 制造商:Analog Devices 功能描述:
AD9948KCP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述:
AD9948KCPRL 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述:
AD9948KCPZ 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
主站蜘蛛池模板: 西和县| 江津市| 东阳市| 新丰县| 包头市| 广汉市| 西贡区| 镇雄县| 大城县| 涿鹿县| 海原县| 礼泉县| 南澳县| 阿尔山市| 颍上县| 工布江达县| 大埔区| 乐昌市| 和顺县| 甘孜县| 巴彦县| 布拖县| 淮安市| 宣汉县| 赤城县| 通城县| 新民市| 界首市| 长丰县| 桐梓县| 镇康县| 阿合奇县| 成都市| 始兴县| 西林县| 株洲县| 安远县| 木兰县| 白银市| 犍为县| 安阳县|