- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373971 > AD9948 (Analog Devices, Inc.) 10-Bit CCD Signal Processor with Precision Timing⑩ Core PDF資料下載
參數(shù)資料
| 型號： | AD9948 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| 中文描述： | 10位CCD信號處理器核心精確定時⑩ |
| 文件頁數(shù)： | 6/28頁 |
| 文件大小： | 539K |
| 代理商： | AD9948 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
–6–
AD9948
EQUIVALENT CIRCUITS
R
AVDD
AVSS
AVSS
Circuit 1. CCDIN (Pin 27)
AVDD
AVSS
330
CLI
25k
1.4V
Circuit 2. CLI (Pin 25)
DVSS
DRVDD
DVSS
DRVSS
DATA
THREE-
STATE
DOUT
Circuit 3. Data Outputs D0–D9 (Pins 2–4, 7–13)
DVDD
DVSS
330
Circuit 4. Digital Inputs (Pins 31–35, 38)
HVDD or RGVDD
HVSS or RGVSS
DATA
ENABLE
OUTPUT
Circuit 5. H1–H4 and RG (Pins 14, 15, 18, 19, 21)
TERMINOLOGY
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every
code must have a finite width. No missing codes guaranteed to
10-bit resolution indicates that all 1024 codes, respectively,
must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the AD9948 from a true straight
line. The point used as zero scale occurs 0.5 LSB before the
first code transition. Positive full scale is defined as a level 1 LSB
and 0.5 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of
the 2 V ADC full-scale signal. The input signal is always appro-
priately gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated in
LSB, and represents the rms noise level of the total signal chain
at the specified gain setting. The output noise can be converted
to an equivalent voltage, using the relationship
=
where n is the bit resolution of the ADC. For the AD9948,
1 LSB is approximately 1.95 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. The PSR specification is calculated from the change in the
data outputs for a given step change in the supply voltage.
1
2
n
LSB
(ADC full scale/
codes)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9948KCP | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9948KCPRL | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9949KCP | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949 | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949KCPZRL | 12-Bit CCD Signal Processor with Precision Timing Core |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9948AKCPZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9948AKCPZRL | 制造商:Analog Devices 功能描述: |
| AD9948KCP | 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述: |
| AD9948KCPRL | 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述: |
| AD9948KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。