- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9948 (Analog Devices, Inc.) 10-Bit CCD Signal Processor with Precision Timing⑩ Core PDF資料下載
參數資料
| 型號： | AD9948 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| 中文描述： | 10位CCD信號處理器核心精確定時⑩ |
| 文件頁數： | 26/28頁 |
| 文件大小： | 539K |
| 代理商： | AD9948 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁
REV. 0
–26–
AD9948
HORIZONTAL TIMING SEQUENCE EXAMPLE
Figure 24 shows an example CCD layout. The horizontal regis-
ter contains 28 dummy pixels, which will occur on each line
clocked from the CCD. In the vertical direction, there are 10
optical black (OB) lines at the front of the readout and two at
the back of the readout. The horizontal direction has four OB
pixels in the front and 48 in the back.
To configure the AD9948 horizontal signals for this CCD, three
sequences can be used. Figure 25 shows the first sequence, to be
used during vertical blanking. During this time, there are no
valid OB pixels from the sensor, so the CLPOB signal is not
used. PBLK may be enabled during this time, because no valid
data is available.
Figure 26 shows the recommended sequence for the vertical OB
interval. The clamp signals are used across the whole lines in
order to stabilize the clamp loop of the AD9948.
Figure 27 shows the recommended sequence for the effective
pixel readout. The 48 OB pixels at the end of each line are used
for the CLPOB signal.
V
H
USE SEQUENCE 2
USE SEQUENCE 3
SEQUENCE 2 (OPTIONAL)
HORIZONTAL CCD REGISTER
EFFECTIVE IMAGE AREA
28 DUMMY PIXELS
48 OB PIXELS
4 OB PIXELS
10 VERTICAL OB LINES
2 VERTICAL OB LINES
Figure 24. Example CCD Configuration
VERTICAL SHIFT
VERT SHIFT
SEQUENCE 1: VERTICAL BLANKING
CCDIN
SHP
SHD
H1/H3
H2/H4
HBLK
PBLK
CLPOB
DUMMY
INVALID PIXELS
INVALID PIX
Figure 25. Horizontal Sequence during Vertical Blanking
相關PDF資料 |
PDF描述 |
|---|---|
| AD9948KCP | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9948KCPRL | 10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9949KCP | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949 | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949KCPZRL | 12-Bit CCD Signal Processor with Precision Timing Core |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9948AKCPZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9948AKCPZRL | 制造商:Analog Devices 功能描述: |
| AD9948KCP | 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述: |
| AD9948KCPRL | 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述: |
| AD9948KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。