- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373983 > ADF4360-7BCP (ANALOG DEVICES INC) Integrated Synthesizer and VCO PDF資料下載
參數(shù)資料
| 型號： | ADF4360-7BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Integrated Synthesizer and VCO |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC24 |
| 封裝： | 4 X 4 MM, MO-220-VGGD-2, LFCSP-24 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 336K |
| 代理商： | ADF4360-7BCP |
PRELIMINARY TECHNICAL DATA
REV. PrA 07/03
–5–
ADF4360-2
PIN DESCRIPTION
Mnemonic
Function
AV
DD
Analog Power Supply. This may range from 3.0V to 3.6V. Decoupling capacitors to the analog ground
plane should be placed as close as possible to this pin. AV
DD
must be the same value as DV
DD.
Digital Power Supply. This may range from 3.0V to 3.6V. Decoupling capacitors to the digital ground
plane should be placed as close as possible to this pin. DV
DD
must be the same value as AV
DD
.
Power supply for the VCO. This may range from 3.0V to 3.6V. Decoupling capacitors to the analog
ground plane should be placed as close as possible to this pin. V
VCO
must be the same value as AV
DD.
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current for
the synthesizer. The nominal voltage potential at the R
SET
pin is 0.6V. The relationship between I
CP
and R
SET
is
11.75
DV
DD
V
VCO
R
SET
So, with R
SET
= 4.7k
, I
CPmax
= 2.5mA.
This multiplexer output allows either the Lock Detect, the scaled RF or the scaled Reference Frequency
to be accessed externally.
Charge Pump Output. When enabled this provides ±I
CP
to the external loop filter, which in turn drives
the internal VCO.
MUXOUT
CP
V
TUNE
Control input to the VCO. This voltage determines the output frequency and is derived from filtering
the CP
OUT
voltage.
Internal compensation node. This pin must be decoupled to ground with a 10nF capacitor.
Internal compensation node. This pin must be decoupled to V
VCO
with a 10uF capacitor.
VCO output. The output level is programmable from -6dBm to -13dBm. See Page 18 for a description
of various output stages.
VCO complementary output. The output level is programmable from -6dBm to -13dBm. See Page 18
for a description of various output stages.
Charge Pump Ground. This is the ground return path for the charge pump.
Digital Ground.
Analog Ground. This is the ground return path of the prescaler & VCO.
C
C
C
N
RF
OUT
A
RF
OUT
B
CPGND
DGND
AGND
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into
one of the four latches, the relevant latch is selected using the control bits.
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This
input is a high impedance CMOS input.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is
latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS
input.
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three state
mode. Taking the pin high will power up the device depending on the status of the power-down bits.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and a dc equivalent input
resistance of 100k
.
See Figure 2. This input can be driven from a TTL or CMOS crystal oscillator or
it can be ac coupled.
DATA
CLK
CE
REFIN
ICPmax
=
RSET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4360-5 | Integrated Synthesizer and VCO |
| ADF4360-5BCP | Integrated Synthesizer and VCO |
| ADF4360-5BCPRL | Integrated Synthesizer and VCO |
| ADF4360-5BCPRL7 | Integrated Synthesizer and VCO |
| ADF4360-3 | Integrated Synthesizer and VCO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4360-7BCPRL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
| ADF4360-7BCPRL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
| ADF4360-7BCPU1 | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER SGL 24LFCSP EP - Bulk |
| ADF43607BCPZ | 制造商:ADI 功能描述:NEW |
| ADF4360-7BCPZ | 功能描述:IC SYNTHESIZER/VCO 24-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復。