- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374033 > ADSP-21364SCSQ-ENG (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21364SCSQ-ENG |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
| 封裝： | MS-026BFB-HD, HSLQFP-144 |
| 文件頁數(shù)： | 13/52頁 |
| 文件大小： | 853K |
| 代理商： | ADSP-21364SCSQ-ENG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADSP-21364
Preliminary Technical Data
Rev. PrB
|
Page 13 of 52
|
September 2004
CLKIN
I
Input only
Local Clock In
. Used in conjunction with XTAL. CLKIN is the ADSP-21364 clock input.
It configures the ADSP-21364 to use either its internal clock generator or an external
clock source. Connecting the necessary components to CLKIN and XTAL enables the
internal clock generator. Connecting the external clock to CLKIN while leaving XTAL
unconnected configures the ADSP-21364 to use the external clock source such as an
external clock oscillator. The core is clocked either by the PLL output or this clock input
depending on the CLKCFG1–0 pin settings. CLKIN may not be halted, changed, or
operated below the specified frequency.
Crystal Oscillator Terminal
. Used in conjunction with CLKIN to drive an external
crystal.
Core/CLKIN Ratio Control
. These pins set the start up clock frequency. See
Table 7
for a description of the clock configuration modes.
Note that the operating frequency can be changed by programming the PLL multiplier
and divider in the PMCTL register at any time after the core comes out of reset.
Local Clock Out/ Reset Out
. Drives out the core reset signal to an external device.
CLKOUT can also be configured as a reset out pin.The functionality can be switched
between the PLL output clock and reset out by setting bit 12 of the PMCTREG register.
The default is reset out.
Processor Reset
. Resets the ADSP-21364 to a known state. Upon deassertion, there
is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins
program execution from the hardware reset vector address. The RESET input must be
asserted (low) at power-up.
Test Clock (JTAG)
. Provides a clock for JTAG boundary scan. TCK must be asserted
(pulsed low) after power-up or held low for proper operation of the ADSP-21364.
Test Mode Select (JTAG)
. Used to control the test state machine. TMS has a 22.5 k
internal pullup resistor.
Test Data Input (JTAG)
. Provides serial data for the boundary scan logic. TDI has a
22.5 k
internal pullup resistor.
Test Data Output (JTAG)
. Serial scan output of the boundary scan path.
Test Reset (JTAG)
. Resets the test state machine. TRST must be asserted (pulsed low)
after power-up or held low for proper operation of the ADSP-21364. TRST has a
22.5 k
internal pullup resistor.
Emulation Status
. Must be connected to the ADSP-21364 Analog Devices processor
Tools product line of JTAG emulators target board connector only. EMU has a 22.5 k
internal pullup resistor.
Core Power Supply
. Nominally +1.2 V dc and supplies the processor’s core processor
(13 pins on the Mini-BGA package, 32 pins on the LQFP package).
I/O Power Supply
. Nominally +3.3 V dc. (6 pins on the Mini-BGA package, 10 pins on
the LQFP package).
Analog Power Supply
. Nominally +1.2 V dc and supplies the processor’s internal PLL
(clock generator). This pin has the same specifications as V
DDINT
, except that added
filtering circuitry is required.
For more information, see Power Supplies on Page 8.
Analog Power Supply Return
.
Power Supply Return
.
(54 pins on the Mini-BGA package, 39 pins on the LQFP
package).
XTAL
O
Output only
2
CLKCFG1–0
I
Input only
RSTOUT/CLKOUT O
Output only
RESET
I/A
Input only
TCK
I
Input only
3
TMS
I/S
(pu)
I/S
(pu)
O
I/A
(pu)
Three-state with
pullup enabled
Three-state with
pullup enabled
Three-state
4
Three-state with
pullup enabled
TDI
TDO
TRST
EMU
O (O/D)
(pu)
Three-state with
pullup enabled
V
DDINT
P
V
DDEXT
P
A
VDD
P
A
VSS
GND
G
G
1
RD, WR, and ALE are three-stated (and not driven) only when RESET is active.
2
Output only is a three-state driver with its output path always enabled.
3
Input only is a three-state driver with both output path and pullup disabled.
4
Three-state is a three-state driver with pullup disabled.
Table 3. Pin Descriptions (Continued)
Pin
Type
State During &
After Reset
Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21364SCSQZENG | SHARC Processor |
| ADSP-21364SKBC-ENG | SHARC Processor |
| ADSP-21364SKBCZENG | SHARC Processor |
| ADSP-21364SKSQ-ENG | SHARC Processor |
| ADSP-21364SKSQZENG | SHARC Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21364SCSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKBC-ENG | 制造商:Analog Devices 功能描述: |
| ADSP-21364SKBCZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKSQ-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。