欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21364SCSQ-ENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: MS-026BFB-HD, HSLQFP-144
文件頁數(shù): 32/52頁
文件大小: 853K
代理商: ADSP-21364SCSQ-ENG
Rev. PrB
|
Page 32 of 52
|
September 2004
ADSP-21364
Preliminary Technical Data
Input Data Port (IDP)
The timing requirements for the IDP are given in
Table 28
.IDP
Signals (SCLK, FS, SDATA) are routed to the DAI_P20–1 pins
using the SRU. Therefore, the timing specifications provided
below are valid at the DAI_P20–1 pins.
Table 28. IDP
Parameter
Timing Requirements
t
SIFS
1
t
SIHFS
1
t
SISD
1
t
SIHD
1
t
IDPCLKW
t
IDPCLK
1
DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.
Min
Max
Unit
FS Setup Before SCLK Rising Edge
FS Hold After SCLK Rising Edge
SData Setup Before SCLK Rising Edge
SData Hold After SCLK Rising Edge
Clock Width
Clock Period
2.5
2.5
2.5
2.5
9
24
ns
ns
ns
ns
ns
ns
Figure 23. IDP Master Timing
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
SAMPLE EDGE
t
SISD
t
SIHD
t
SISFS
t
SIHFS
t
SISCLKW
DAI_P20-1
(SDATA)
相關(guān)PDF資料
PDF描述
ADSP-21364SCSQZENG SHARC Processor
ADSP-21364SKBC-ENG SHARC Processor
ADSP-21364SKBCZENG SHARC Processor
ADSP-21364SKSQ-ENG SHARC Processor
ADSP-21364SKSQZENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21364SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SKBC-ENG 制造商:Analog Devices 功能描述:
ADSP-21364SKBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SKSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
主站蜘蛛池模板: 峨眉山市| 淮南市| 前郭尔| 阆中市| 弋阳县| 吴川市| 凤台县| 买车| 那曲县| 新邵县| 邯郸市| 资阳市| 南通市| 会理县| 建平县| 鄢陵县| 万全县| 九江县| 贺兰县| 清河县| 天长市| 苍梧县| 大石桥市| 上杭县| 太谷县| 开原市| 亳州市| 永顺县| 墨玉县| 彝良县| 宜兴市| 开封县| 福清市| 开江县| 麻江县| 巨野县| 赤壁市| 金川县| 区。| 安多县| 彭山县|