- 您現在的位置：買賣IC網 > PDF目錄374033 > ADSP-21364SCSQ-ENG (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數資料
| 型號： | ADSP-21364SCSQ-ENG |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
| 封裝： | MS-026BFB-HD, HSLQFP-144 |
| 文件頁數： | 29/52頁 |
| 文件大小： | 853K |
| 代理商： | ADSP-21364SCSQ-ENG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADSP-21364
Preliminary Technical Data
Rev. PrB
|
Page 29 of 52
|
September 2004
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the following specifications must be
confirmed: 1) frame sync delay and frame sync setup and hold,
2) data delay and data setup and hold, and 3) SCLK width.
Serial port signals (SCLK, FS, DxA,/DxB) are routed to the
DAI_P20–1 pins using the SRU. Therefore, the timing specifica-
tions provided below are valid at the DAI_P20–1 pins.
Table 24. Serial Ports—External Clock
Parameter
Timing Requirements
t
SFSE
1
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in either Transmit or Receive Mode)
FS Hold After SCLK
(Externally Generated FS in either Transmit or Receive Mode)
Receive Data Setup Before Receive SCLK
Receive Data Hold After SCLK
SCLK Width
SCLK Period
2.5
ns
t
HFSE
1
2.5
2.5
2.5
24
48
ns
ns
ns
ns
ns
t
SDRE
1
t
HDRE
1
t
SCLKW
t
SCLK
Switching Characteristics
t
DFSE
2
FS Delay After SCLK
(Internally Generated FS in either Transmit or Receive Mode)
FS Hold After SCLK
(Internally Generated FS in either Transmit or Receive Mode)
Transmit Data Delay After Transmit SCLK
Transmit Data Hold After Transmit SCLK
7
ns
t
HOFSE
2
2
ns
ns
ns
t
DDTE
2
t
HDTE
2
1
Referenced to sample edge.
2
Referenced to drive edge.
7
2
Table 25. Serial Ports—Internal Clock
Parameter
Timing Requirements
t
SFSI
1
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in either Transmit or Receive Mode)
FS Hold After SCLK
(Externally Generated FS in either Transmit or Receive Mode)
Receive Data Setup Before SCLK
Receive Data Hold After SCLK
7
ns
t
HFSI
1
2.5
7
2.5
ns
ns
ns
t
SDRI
1
t
HDRI
1
Switching Characteristics
t
DFSI
2
t
HOFSI
2
t
DFSI
2
t
HOFSI
2
t
DDTI
2
t
HDTI
2
t
SCLKIW
1
Referenced to the sample edge.
2
Referenced to drive edge.
FS Delay After SCLK (Internally Generated FS in Transmit Mode)
FS Hold After SCLK (Internally Generated FS in Transmit Mode)
FS Delay After SCLK (Internally Generated FS in Receive or Mode)
FS Hold After SCLK (Internally Generated FS in Receive Mode)
Transmit Data Delay After SCLK
Transmit Data Hold After SCLK
Transmit or Receive SCLK Width
3
ns
ns
ns
ns
ns
ns
ns
–1.0
3
–1.0
3
–1.0
0.5t
SCLK
– 2
0.5t
SCLK
+ 2
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21364SCSQZENG | SHARC Processor |
| ADSP-21364SKBC-ENG | SHARC Processor |
| ADSP-21364SKBCZENG | SHARC Processor |
| ADSP-21364SKSQ-ENG | SHARC Processor |
| ADSP-21364SKSQZENG | SHARC Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21364SCSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKBC-ENG | 制造商:Analog Devices 功能描述: |
| ADSP-21364SKBCZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKSQ-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發布緊急采購，3分鐘左右您將得到回復。