- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄374037 > ADSP-BF561SBB500 (ANALOG DEVICES INC) Blackfin Embedded Symmetric Multi-Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-BF561SBB500 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Blackfin Embedded Symmetric Multi-Processor |
| 中文描述： | 32-BIT, 500 MHz, OTHER DSP, PBGA297 |
| 封裝： | PLASTIC, MS-0340AAL-1, BGA-297 |
| 文件頁(yè)數(shù)： | 42/52頁(yè) |
| 文件大小： | 508K |
| 代理商： | ADSP-BF561SBB500 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
Rev. PrC
|
Page 42 of 52
|
April 2004
ADSP-BF561
Preliminary Technical Data
POWER DISSIPATION
Total power dissipation has two components, one due to inter-
nal circuitry (P
INT
) and one due to the switching of external
output drivers (P
EXT
).
Table 30
shows the power dissipation for
internal circuitry (V
DDINT
). Internal power dissipation is depen-
dent on the instruction execution sequence and the data
operands involved.
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on
The number of output pins that switch during each cycle
(O)
The maximum frequency at which they can switch (f)
Their load capacitance (C)
Their voltage swing (V
DDEXT
)
The external component is calculated using:
The frequency f includes driving the load high and then back
low. For example: DATA15–0 pins can drive high and low at a
maximum rate of 1/(23t
SCLK
) while in SDRAM burst mode.
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation.
Note that the conditions causing a worst-case P
EXT
differ from
those causing a worst-case P
INT
. Maximum P
INT
cannot occur
while 100% of the output pins are switching from all ones (1s) to
all zeros (0s). Note also that it is not common for an application
to have 100%,or even 50%, of the outputs switching
simultaneously.
OUTPUT DRIVE CURRENTS
Figure 22
shows typical I-V characteristics for the output driv-
ers of the ADSP-BF561. The curves represent the current drive
capability of the output drivers as a function of output voltage.
TEST CONDITIONS
The ac signal specifications (timing parameters) appear in
Tim-
ing Specifications on Page 22
. These include output disable
time, output enable time, and capacitive loading. The timing
specifications for the DSP apply for the voltage reference levels
in
Figure 23
.
Table 30. Internal Power Dissipation
Test Conditions
1
1
I
DD
data is specified for typical process parameters. All data at 25oC.
2
Processor executing 75% dual Mac, 25% ADD with moderate data bus
activity.
3
See the
ADSP-BF53x Blackfin Processor Hardware Reference Manual
for
definitions of Sleep and Deep Sleep operating modes.
4
Measured at V
DDEXT
= 3.65V with voltage regulator off (V
DDINT
= 0V).
Parameter f
CCLK
=
50 MHz
V
DDINT
=
0.8 V
TBD
TBD
TBD
f
CCLK
=
400 MHz
V
DDINT
=
1.2 V
TBD
TBD
TBD
f
CCLK
=
600 MHz
V
DDINT
=
1.2 V
520
TBD
70
f
CCLK
=
600 MHz
V
DDINT
=
1.35 V
TBD
TBD
TBD
Unit
I
DDTYP
2
I
DDSLEEP
3
I
DDDEEPSLEEP
3
mA
mA
mA
I
DDHI-
BERNATE
4
TBD
TBD
TBD
TBD
A
Figure 22. ADSP-BF561 Typical Drive
P
EXT
O
C
×
V
2
DD
×
f
×
=
P
Total
P
EXT
I
DD
V
DDINT
×
(
)
+
=
SOURCE (VDDEXT) VOLTAGE - V
120
-20
-80
0
3.5
0.5
1
1.5
2
2.5
3
100
0
-40
-60
60
20
80
40
-100
-120
S
TBD
Figure 23. Voltage Reference Levels for AC Measurements (Except Output
Enable/Disable)
INPUT
OR
OUTPUT
1.5V
1.5V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP21020 | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020BG-100 | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP2184 | 16 A SPDT MINIATURE POWER RELAY |
| ADSP2185 | DSP Microcomputer |
| ADSP2186 | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF561SBB600 | 功能描述:IC DSP 32BIT 600MHZ 297-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
| ADSP-BF561SBB600 | 制造商:Analog Devices 功能描述:IC MULTIPROCESSOR |
| ADSP-BF561SBB6ENG | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF561SBBCZ-5A | 功能描述:IC DSP CTRLR 32B 500MHZ 256CPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF561SBBZ500 | 功能描述:IC PROCESSOR 500MHZ 297-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。