- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7310 (Analog Devices, Inc.) Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7310 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| 中文描述： | 多格式視頻編碼器216兆赫六噪聲整形的12位DAC |
| 文件頁數(shù)： | 31/84頁 |
| 文件大小： | 1099K |
| 代理商： | ADV7310 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
REV. A
ADV7310/ADV7311
–31–
S_VSYNC
S_HSYNC
S_BLANK
CLKIN_A
P_VSYNC
P_HSYNC
P_BLANK
CLKIN_B
SDTV
DECODER
3
27MHz
10
YCrCb
10
CrCb
10
Y
3
74.25MHz
1080i
OR
720p
S[9:0]
C[9:0]
Y[9:0]
ADV7310/
ADV7311
HDTV
DECODER
Figure 25. Simultaneous HD and SD Input
If in simultaneous SD/HD input mode the two clock phases
differ by less than 9.25 ns or more than 27.75 ns, the CLOCK
ALIGN bit [Address 01h Bit 3] must be set accordingly. If the
application uses the same clock source for both SD and PS, the
CLOCK ALIGN bit must be set since the phase difference
between both inputs is less than 9.25 ns.
t
DELAY
9.25ns OR
t
DELAY
27.75ns
CLKIN_A
CLKIN_B
Figure 26. Clock Phase with Two Input Clocks
Progressive Scan at 27 MHz (Dual Edge) or 54 MHz
Address[01h] : Input Mode 100 or 111, Respectively
YCrCb progressive scan data can be input at 27 MHz or 54 MHz.
The input data is interleaved onto a single 8-/10-bit bus and is
input on Pins Y9–Y0. When a 27 MHz clock is supplied, the data
is clocked in on the rising and falling edge of the input clock and
CLOCK EDGE [Address 0x01, Bit 1] must be set accordingly.
The following figures show the possible conditions: (a) Cb data
on the rising edge and (b) Y data on the rising edge.
3FF
00
00
XY
Y0
Y1
Cr0
CLKIN_B
CLOCK EDGE ADDRESS 0x00 BIT 1 SHOULD BE SET TO 0 IN THIS CASE.
Y9–Y0
Cb0
Figure 27a. Input Sequence in PS Bit Interleaved
Mode (EAV/SAV)
3FF
00
00
XY
Cb0
Cr0
Y1
CLKIN_B
Y9–Y0
Y0
CLOCK EDGE ADDRESS 0x00 BIT 1 SHOULD BE SET TO 1 IN THIS CASE.
Figure 27b. Input Sequence in PS Bit Interleaved
Mode (EAV/SAV)
PIXEL INPUT
DATA
3FF
00
00
XY
Cb0
Y0
Y1
Cr0
CLKIN
WITH A 54 MHz CLOCK, THE DATA IS LATCHED ON EVERY RISING EDGE.
Figure 27c. Input Sequence in PS Bit Interleaved
Mode (EAV/SAV)
MPEG2
DECODER
P_VSYNC
P_HSYNC
P_BLANK
CLKIN_A
Y[9:0]
INTERLACED
TO
PROGRESSIVE
YCrCb
10
3
27MHz OR 54MHz
YCrCb
ADV7310/
ADV7311
Figure 28. 1 10-Bit PS at 27 MHz or 54 MHz
Table I provides an overview of all possible input configurations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7310KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7312 | Multiformat 11-Bit HDTV Video Encoder |
| ADV7312KST | Multiformat 11-Bit HDTV Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73105805 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106601 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106602 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106912 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73107005 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。