- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7310 (Analog Devices, Inc.) Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs PDF資料下載
參數資料
| 型號： | ADV7310 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| 中文描述： | 多格式視頻編碼器216兆赫六噪聲整形的12位DAC |
| 文件頁數： | 36/84頁 |
| 文件大?。?/td> | 1099K |
| 代理商： | ADV7310 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
REV. A
–36–
ADV7310/ADV7311
SD Real-Time Control, Subcarrier Reset, and Timing Reset
[Subaddress 44h, Bit 2, 1]
Together with the RTC_SCR_TR pin and SD Mode Register 3
[Address 44h, Bit 1, 2], the ADV7310/ADV7311 can be used in
(a) timing reset mode, (b) subcarrier phase reset mode, or (c)
RTC mode.
a. A timing reset is achieved in a low-to-high transition on the
RTC_SCR_TR pin (Pin 31). In this state, the horizontal and
vertical counters will remain reset. On releasing this pin (set
to low), the internal counters will commence counting again,
the field count will start on Field 1, and the subcarrier phase
will be reset.
The minimum time the pin has to be held high is one clock
cycle; otherwise, this reset signal might not be recognized.
This timing reset applies to the SD timing counters only.
b. In subcarrier phase reset, a low-to-high transition on the
RTC_SCR_TR pin (Pin 31) will reset the subcarrier phase to
zero on the field following the subcarrier phase reset when the
SD RTC/TR/SCR control bits at Address 44h are set to 01.
DISPLAY
NO TIMING RESET APPLIED
TIMING RESET APPLIED
START OF FIELD 4 OR 8
F
SC
PHASE = FIELD 4 OR 8
F
SC
PHASE = FIELD 1
TIMING RESET PULSE
307
310
307
1
2
3
4
5
6
7
21
313
320
DISPLAY
START OF FIELD 1
Figure 30. Timing Reset Timing Diagram
NO F
SC
RESET APPLIED
F
SC
PHASE = FIELD 4 OR 8
307
310
313
320
DISPLAY
START OF FIELD 4 OR 8
F
SC
RESET APPLIED
F
SC
RESET PULSE
F
SC
PHASE = FIELD 1
307
310
313
320
DISPLAY
START OF FIELD 4 OR 8
Figure 31. Subcarrier Reset Timing Diagram
This reset signal will have to be held high for a minimum of
one clock cycle.
Since the field counter is not reset, it is recommended that
the reset signal be applied in Field 7 [PAL] or Field 3 [NTSC].
The reset of the phase will then occur on the next field, i.e.,
Field 1, being lined up correctly with the internal counters.
The field count register at Address 7Bh can be used to iden-
tify the number of the active field.
c. In RTC mode, the ADV7310/ADV7311 can be used to lock
to an external video source. The real-time control mode allows
the ADV7310/ADV7311 to automatically alter the subcarrier
frequency to compensate for line length variations. When the
part is connected to a device that outputs a digital data stream
in the RTC format, such as an ADV7183A video decoder
(see Figure 32), the part will automatically change to the
compensated subcarrier frequency on a line by line basis. This
digital data stream is 67 bits wide and the subcarrier is con-
tained in Bits 0 to 21. Each bit is two clock cycles long. 00h
should be written into all four subcarrier frequency registers
when this mode is used.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7310KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7312 | Multiformat 11-Bit HDTV Video Encoder |
| ADV7312KST | Multiformat 11-Bit HDTV Video Encoder |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV73105805 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106601 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106602 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73106912 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73107005 | 制造商:LG Corporation 功能描述:Frame Assembly |
發布緊急采購，3分鐘左右您將得到回復。