欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EFM32-TG110F32-SK
廠商: Energy Micro
文件頁數: 125/136頁
文件大小: 0K
描述: IC MICRO KIT GECKO 24QFN
標準包裝: 1
系列: Tiny Gecko
套件類型: 微控制器
值: 2 件 - 閃存 - 32KB
包裝: 紙板盒
安裝類型: 表面貼裝
包括封裝: 24-QFN
工具箱內容: (2) 914-1033-2-ND - MCU 32BIT 32KB FLASH 24-QFN
其它名稱: 914-1022
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
89
www.energymicro.com
Address
Name
Type
Required
privilege
Reset value
Description
0XE000E200
-
0XE000E204
ISPR0-
ISPR1
RW
Privileged
0x00000000
0XE000E280
-
0XE000E284
ICPR0-
ICPR1
RW
Privileged
0x00000000
0xE000E300
-
0xE000E304
IABR0-
IABR1
RO
Privileged
0x00000000
0xE000E400
-
0xE000E400+4xm
IPR0-
IPRm
RW
Privileged
0x00000000
0xE000EF00
STIR
WO
Configurable
2
0x00000000
1m=(n-1)/4, where n denotes the number of interrupts given in Table 1.1 (p. 5) .
2See the register description for more information.
4.2.1 The CMSIS mapping of the Cortex-M3 NVIC registers
To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the CMSIS:
the Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers map to arrays of
32-bit integers, so that:
ISER[0] to ISER[1]corresponds to the registers ISER0-ISER1
ICER[0] to ICER[1]corresponds to the registers ICER0-ICER1
ISPR[0] to ISPR[1]corresponds to the registers ISPR0-ISPR1
ICPR[0] to ICPR[1]corresponds to the registers ICPR0-ICPR1
IABR[0] to IABR[1]corresponds to the registers IABR0-IABR1
the 8-bit fields of the Interrupt Priority Registers map to an array of 8-bit integers, so that the array
IP[0]
to IP[n-1] corresponds to the registers IPR0-IPRm (m=(n-1)/4, where n denotes the number
of interrupts given by Table 1.1 (p. 5) ), and the array entry IP[N] holds the interrupt priority for
interrupt N.
The CMSIS provides thread-safe code that gives atomic access to the Interrupt Priority Registers. For
more information see the description of the NVIC_SetPriority function in Section 4.2.10.1 (p. 94)
. Table 4.3 (p. 89) shows how the interrupts, or IRQ numbers, map onto the interrupt registers and
corresponding CMSIS variables that have one bit per interrupt.
Table 4.3. Mapping of interrupts to the interrupt variables
CMSIS array elements
1
Interrupts
Set-enable
Clear-enable
Set-pending
Clear-pending
Active Bit
0-31
ISER[0]
ICER[0]
ISPR[0]
ICPR[0]
IABR[0]
32-63
ISER[1]
ICER[1]
ISPR[1]
ICPR[1]
IABR[1]
1Each array element corresponds to a single NVIC register, for example the element ICER[1] corresponds to the ICER1 register.
4.2.2 Interrupt Set-enable Registers
The ISER0 and ISER1 registers enable interrupts, and show which interrupts are enabled. See:
the register summary in Table 4.2 (p. 88) for the register attributes
Table 4.3 (p. 89) for which interrupts are controlled by each register.
The bit assignments are:
SETENA bit s
31
0
相關PDF資料
PDF描述
FAM1-400-400-2.0-1A FAM1 SHEET 400X400X2MM W/ADH
EFM32-TG108F32-SK IC MICRO KIT GECKO 24QFN
FAM1-400-400-1.5-1A FAM1 SHEET 400X400X1.5MM W/ADH
EFM32-G890F128-SK IC MICRO KIT GECKO 112BGA
176C TRANSFORMER AUTO STEP UP/PLG IN
相關代理商/技術參數
參數描述
EFM32TG110F32-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 24QFN
EFM32TG110F4 功能描述:ARM微控制器 - MCU 4KB Flash 1KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
EFM32TG110F4-QFN24 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro 功能描述:energy micro EFM32TG110F4-QFN24 Microcontrollers (MCU) 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 4KB FLASH 24QFN
EFM32TG110F4-QFN24T 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays
EFM32TG110F4-QFN24-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 4KB FLASH 24QFN
主站蜘蛛池模板: 庆阳市| 南宫市| 察雅县| 自治县| 塘沽区| 南华县| 阳原县| 琼结县| 嘉鱼县| 鸡泽县| 和平县| 和田县| 武鸣县| 鄂托克旗| 腾冲县| 崇明县| 威远县| 静海县| 丰镇市| 蒙山县| 简阳市| 崇信县| 拜泉县| 古蔺县| 格尔木市| 黔西| 武邑县| 鸡西市| 红桥区| 南华县| 雅江县| 长兴县| 额尔古纳市| 外汇| 札达县| 江津市| 天长市| 拜城县| 长葛市| 荃湾区| 谷城县|