- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18702 > EFM32-TG110F32-SK (Energy Micro)IC MICRO KIT GECKO 24QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | EFM32-TG110F32-SK |
| 廠商： | Energy Micro |
| 文件頁(yè)數(shù)： | 20/136頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MICRO KIT GECKO 24QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Tiny Gecko |
| 套件類型： | 微控制器 |
| 值： | 2 件 - 閃存 - 32KB |
| 包裝： | 紙板盒 |
| 安裝類型： | 表面貼裝 |
| 包括封裝： | 24-QFN |
| 工具箱內(nèi)容： | (2) 914-1033-2-ND - MCU 32BIT 32KB FLASH 24-QFN |
| 其它名稱： | 914-1022 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
116
www.energymicro.com
Bits
Name
Function
0 = MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value
of the ENABLE bit
1 = the MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
When the MPU is disabled, if this bit is set to 1 the behavior is Unpredictable.
[0]
ENABLE
Enables the MPU:
0 = MPU disabled
1 = MPU enabled.
When ENABLE and PRIVDEFENA are both set to 1:
For privileged accesses, the default memory map is as described in Section 2.2 (p. 14) . Any access
by privileged software that does not address an enabled memory region behaves as defined by the
default memory map.
Any access by unprivileged software that does not address an enabled memory region causes a
memory management fault.
XN and Strongly-ordered rules always apply to the System Control Space regardless of the value of
the ENABLE bit.
When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system
to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions
are enabled, then only privileged software can operate.
When the ENABLE bit is set to 0, the system uses the default memory map. This has the same memory
attributes as if the MPU is not implemented, see Table 2.11 (p. 16) . The default memory map applies
to accesses from both privileged and unprivileged software.
When the MPU is enabled, accesses to the System Control Space and vector table are always permitted.
Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.
Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for
an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI
exception, or when FAULTMASK is enabled. Setting the HFNMIENA bit to 1 enables the MPU when
operating with these two priorities.
4.5.3 MPU Region Number Register
The RNR selects which memory region is referenced by the RBAR and RASR registers. See the register
summary in Table 4.38 (p. 114) for its attributes. The bit assignments are:
Reserved
31
8 7
0
REGION
Table 4.41. RNR bit assignments
Bits
Name
Function
[31:8]
-
Reserved.
[7:0]
REGION
Indicates the MPU region referenced by the RBAR and RASR registers.
The MPU supports 8 memory regions, so the permitted values of this field are 0-7.
Normally, you write the required region number to this register before accessing the RBAR or RASR.
However you can change the region number by writing to the RBAR with the VALID bit set to 1, see
Section 4.5.4 (p. 117) . This write updates the value of the REGION field.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FAM1-400-400-2.0-1A | FAM1 SHEET 400X400X2MM W/ADH |
| EFM32-TG108F32-SK | IC MICRO KIT GECKO 24QFN |
| FAM1-400-400-1.5-1A | FAM1 SHEET 400X400X1.5MM W/ADH |
| EFM32-G890F128-SK | IC MICRO KIT GECKO 112BGA |
| 176C | TRANSFORMER AUTO STEP UP/PLG IN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32TG110F32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 24QFN |
| EFM32TG110F4 | 功能描述:ARM微控制器 - MCU 4KB Flash 1KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| EFM32TG110F4-QFN24 | 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro 功能描述:energy micro EFM32TG110F4-QFN24 Microcontrollers (MCU) 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 4KB FLASH 24QFN |
| EFM32TG110F4-QFN24T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays |
| EFM32TG110F4-QFN24-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 4KB FLASH 24QFN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。