欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: EFM32-TG222F32-SK
廠商: Energy Micro
文件頁數(shù): 125/136頁
文件大小: 0K
描述: IC MICRO KIT GECKO 48LQFP
標(biāo)準(zhǔn)包裝: 1
系列: Tiny Gecko
套件類型: 微控制器
值: 2 件 - 閃存 - 32KB
包裝: 紙板盒
安裝類型: 表面貼裝
包括封裝: 48-LQFP
其它名稱: 914-1021
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
89
www.energymicro.com
Address
Name
Type
Required
privilege
Reset value
Description
0XE000E200
-
0XE000E204
ISPR0-
ISPR1
RW
Privileged
0x00000000
0XE000E280
-
0XE000E284
ICPR0-
ICPR1
RW
Privileged
0x00000000
0xE000E300
-
0xE000E304
IABR0-
IABR1
RO
Privileged
0x00000000
0xE000E400
-
0xE000E400+4xm
IPR0-
IPRm
RW
Privileged
0x00000000
0xE000EF00
STIR
WO
Configurable
2
0x00000000
1m=(n-1)/4, where n denotes the number of interrupts given in Table 1.1 (p. 5) .
2See the register description for more information.
4.2.1 The CMSIS mapping of the Cortex-M3 NVIC registers
To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the CMSIS:
the Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers map to arrays of
32-bit integers, so that:
ISER[0] to ISER[1]corresponds to the registers ISER0-ISER1
ICER[0] to ICER[1]corresponds to the registers ICER0-ICER1
ISPR[0] to ISPR[1]corresponds to the registers ISPR0-ISPR1
ICPR[0] to ICPR[1]corresponds to the registers ICPR0-ICPR1
IABR[0] to IABR[1]corresponds to the registers IABR0-IABR1
the 8-bit fields of the Interrupt Priority Registers map to an array of 8-bit integers, so that the array
IP[0]
to IP[n-1] corresponds to the registers IPR0-IPRm (m=(n-1)/4, where n denotes the number
of interrupts given by Table 1.1 (p. 5) ), and the array entry IP[N] holds the interrupt priority for
interrupt N.
The CMSIS provides thread-safe code that gives atomic access to the Interrupt Priority Registers. For
more information see the description of the NVIC_SetPriority function in Section 4.2.10.1 (p. 94)
. Table 4.3 (p. 89) shows how the interrupts, or IRQ numbers, map onto the interrupt registers and
corresponding CMSIS variables that have one bit per interrupt.
Table 4.3. Mapping of interrupts to the interrupt variables
CMSIS array elements
1
Interrupts
Set-enable
Clear-enable
Set-pending
Clear-pending
Active Bit
0-31
ISER[0]
ICER[0]
ISPR[0]
ICPR[0]
IABR[0]
32-63
ISER[1]
ICER[1]
ISPR[1]
ICPR[1]
IABR[1]
1Each array element corresponds to a single NVIC register, for example the element ICER[1] corresponds to the ICER1 register.
4.2.2 Interrupt Set-enable Registers
The ISER0 and ISER1 registers enable interrupts, and show which interrupts are enabled. See:
the register summary in Table 4.2 (p. 88) for the register attributes
Table 4.3 (p. 89) for which interrupts are controlled by each register.
The bit assignments are:
SETENA bit s
31
0
相關(guān)PDF資料
PDF描述
EFM32-TG230F32-SK IC MICRO KIT GECKO 64QFN
EFM32-TG210F32-SK IC MICRO KIT GECKO 32QFN
1267 X 6" TAPE ALUMINUM FOIL 6" X 1FT
7810 0.25MM ECAP COND PAD .25MM 7.7" X 10"
7810 0.20MM ECAP COND PAD .20MM 7.7" X 10"
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EFM32TG222F32-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 48TQFP
EFM32TG222F8 功能描述:ARM微控制器 - MCU 8KB Flash 2KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
EFM32TG222F8-QFP48 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 8KB FLASH 48TQFP
EFM32TG222F8-QFP48T 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays
EFM32TG222F8-QFP48-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 8KB FLASH 48TQFP
主站蜘蛛池模板: 法库县| 西宁市| 苏尼特左旗| 紫金县| 漠河县| 久治县| 大港区| 南汇区| 长汀县| 陈巴尔虎旗| 县级市| 精河县| 丘北县| 潜山县| 广丰县| 清水河县| 横峰县| 文昌市| 漠河县| 柳河县| 临武县| 荣成市| 葵青区| 阜康市| 永寿县| 年辖:市辖区| 乌苏市| 富宁县| 新化县| 寿光市| 伊吾县| 靖安县| 浦北县| 容城县| 宝应县| 康定县| 新郑市| 庆元县| 鄂托克旗| 黑河市| 亚东县|