欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EFM32-TG822F32-SK
廠商: Energy Micro
文件頁數: 130/136頁
文件大小: 0K
描述: IC MICRO KIT GECKO 48LQFP
標準包裝: 1
系列: Tiny Gecko
套件類型: 微控制器
值: 2 件 - 閃存 - 32KB
包裝: 紙板盒
安裝類型: 表面貼裝
包括封裝: 48-LQFP
其它名稱: 914-1023
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
93
www.energymicro.com
byte offset 2 refers to register bits[23:16]
byte offset 3 refers to register bits[31:24].
4.2.8 Software Trigger Interrupt Register
Write to the STIR to generate a Software Generated Interrupt (SGI). See the register summary in
Table 4.2 (p. 88) for the STIR attributes.
When the USERSETMPEND bit in the SCR is set to 1, unprivileged software can access the STIR, see
Note
Only privileged software can enable unprivileged access to the STIR.
The bit assignments are:
9
31
0
Reserved
INTID
8
Table 4.10. STIR bit assignments
Bits
Field
Function
[31:9]
-
Reserved.
[8:0]
INTID
Interrupt ID of the required SGI, in the range 0 to (n-1), where n denotes the number of interrupts given
by Table 1.1 (p. 5) . For example, a value of b000000011 specifies interrupt IRQ3.
4.2.9 Level-sensitive interrupts
All interrupt lines in the EFM32 devices are level sensitive interrupts. A level-sensitive interrupt is held
asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR
accesses the peripheral, causing it to clear the interrupt request.
When the processor enters the ISR, it automatically removes the pending state from the interrupt, see
Section 4.2.9.1 (p. 93) . If the signal is not deasserted before the processor returns from the ISR, the
interrupt becomes pending again, and the processor must execute its ISR again. This means that the
peripheral can hold the interrupt signal asserted until it no longer needs servicing.
4.2.9.1 Hardware and software control of interrupts
The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following
reasons:
the NVIC detects that the interrupt signal is HIGH and the interrupt is not active
the NVIC detects a rising edge on the interrupt signal
software writes to the corresponding interrupt set-pending register bit, see Section 4.2.4 (p. 90) ,
or to the STIR to make an SGI pending, see Section 4.2.8 (p. 93) .
A pending interrupt remains pending until one of the following:
The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending
to active. Then:
When the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal
is asserted, the state of the interrupt changes to pending, which might cause the processor to
immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
Software writes to the corresponding interrupt clear-pending register bit.
相關PDF資料
PDF描述
EFM32-TG222F32-SK IC MICRO KIT GECKO 48LQFP
EFM32-TG230F32-SK IC MICRO KIT GECKO 64QFN
EFM32-TG210F32-SK IC MICRO KIT GECKO 32QFN
1267 X 6" TAPE ALUMINUM FOIL 6" X 1FT
7810 0.25MM ECAP COND PAD .25MM 7.7" X 10"
相關代理商/技術參數
參數描述
EFM32TG822F32-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 48TQFP
EFM32TG822F8 功能描述:ARM微控制器 - MCU 8KB Flash 2KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
EFM32TG822F8-QFP48 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 8KB FLASH 48TQFP
EFM32TG822F8-QFP48T 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays
EFM32TG822F8-QFP48-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 8KB FLASH 48TQFP
主站蜘蛛池模板: 井陉县| 林芝县| 民丰县| 临澧县| 琼结县| 木里| 阳曲县| 莱州市| 鲁山县| 石城县| 闽清县| 若羌县| 台中市| 甘谷县| 乳山市| 丰镇市| 阿拉尔市| 金沙县| 佛坪县| 嵊州市| 蓬安县| 霍林郭勒市| 龙山县| 福鼎市| 威信县| 乌兰浩特市| 共和县| 沂水县| 湘潭县| 吴川市| 昂仁县| 嘉义县| 青海省| 阿合奇县| 曲麻莱县| 洛宁县| 永丰县| 屯留县| 巍山| 罗田县| 祁门县|