Notes to tables: (1) All timing parameters are described i" />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K70RC240-4
廠商: Altera
文件頁數: 23/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 70K 240-RQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產品變化通告: Package Change 30/Jun/2010
標準包裝: 24
系列: FLEX-10K®
LAB/CLB數: 468
邏輯元件/單元數: 3744
RAM 位總計: 18432
輸入/輸出數: 189
門數: 118000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
其它名稱: 544-2244
Altera Corporation
119
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
All timing parameters are described in Tables 32 through 37 in this data sheet.
(2)
Using an LE to register the signal may provide a lower setup time.
(3)
This parameter is specified by characterization.
ClockLock &
ClockBoost
Timing
Parameters
For the ClockLock and ClockBoost circuitry to function properly, the
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration. Figure 31 illustrates the incoming and generated clock
specifications.
Figure 31. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
Table 113 summarizes the ClockLock and ClockBoost parameters.
tR
tF
tCLK1
tINDUTY
tI ± fCLKDEV
tI
tI ± tINCLKSTB
tOUTDUTY
tO
tO + tJITTER
tO – tJITTER
Input
Clock
ClockLock-
Generated
Clock
Table 113. ClockLock & ClockBoost Parameters
(Part 1 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
tR
Input rise time
2ns
tF
Input fall time
2ns
tINDUTY
Input duty cycle
45
55
%
fCLK1
Input clock frequency (ClockBoost clock multiplication factor equals 1)
30
80
MHz
tCLK1
Input clock period (ClockBoost clock multiplication factor equals 1)
12.5
33.3
ns
fCLK2
Input clock frequency (ClockBoost clock multiplication factor equals 2)
16
50
MHz
tCLK2
Input clock period (ClockBoost clock multiplication factor equals 2)
20
62.5
ns
相關PDF資料
PDF描述
DS1721S/T&R IC THERMOMETER/STAT DIG HP 8SOIC
TACR156M006R CAP TANT 15UF 6.3V 20% 0805
VE-B5D-CW CONVERTER MOD DC/DC 85V 100W
D37S13A6GX00LF CONN DSUB RCPT 37POS T/H RA GOLD
HAZ471MBABRCKR CAP CER 470PF 1KV 20% RADIAL
相關代理商/技術參數
參數描述
EPF10K70RC240-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF15A 制造商:CAD Professional Microphones 功能描述:On 15 Gooseneck Windscreen Pop Filter 制造商:CAD PROFESSIONAL MICROPHONES 功能描述:WINDSCREEN POP FILTER ON 15 GOOSENECK
EPF2 制造商:IMO Precision Controls Ltd 功能描述:END PLATE FUSED TERM 制造商:IMO PRECISION CONTROLS 功能描述:END PLATE, FUSED TERM 制造商:IMO Precision Controls Ltd 功能描述:END PLATE, FUSED TERM; Series:ERF; Accessory Type:End Plate; For Use With:ERF Series Terminal Blocks; SVHC:No SVHC (19-Dec-2012); Colour:Beige; External Depth:1.5mm
EPF20K400GC655-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF20K600EBC6521X 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 大厂| 阿拉善盟| 武宁县| 安阳县| 万山特区| 太和县| 岑溪市| 财经| 旌德县| 凤山市| 通化市| 柘城县| 卫辉市| 新乐市| 怀仁县| 建平县| 台北县| 柳江县| 桐梓县| 肇州县| 安康市| 囊谦县| 安西县| 彰化县| 壶关县| 琼中| 六枝特区| 灵石县| 泽普县| 嘉祥县| 疏附县| 泰和县| 嘉荫县| 石阡县| 纳雍县| 蓬莱市| 涿州市| 津市市| 佛山市| 夹江县| 嘉祥县|