欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K70RC240-4
廠商: Altera
文件頁數: 42/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 70K 240-RQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產品變化通告: Package Change 30/Jun/2010
標準包裝: 24
系列: FLEX-10K®
LAB/CLB數: 468
邏輯元件/單元數: 3744
RAM 位總計: 18432
輸入/輸出數: 189
門數: 118000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
其它名稱: 544-2244
20
Altera Corporation
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Normal Mode
The normal mode is suitable for general logic applications and wide
decoding functions that can take advantage of a cascade chain. In normal
mode, four data inputs from the LAB local interconnect and the carry-in
are inputs to a four-input LUT. The Compiler automatically selects the
carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT
output can be combined with the cascade-in signal to form a cascade chain
through the cascade-out signal. Either the register or the LUT can be used
to drive both the local interconnect and the FastTrack Interconnect at the
same time.
The LUT and the register in the LE can be used independently; this feature
is known as register packing. To support register packing, the LE has two
outputs; one drives the local interconnect and the other drives the
FastTrack Interconnect. The DATA4 signal can drive the register directly,
allowing the LUT to compute a function that is independent of the
registered signal; a three-input function can be computed in the LUT, and
a fourth independent signal can be registered. Alternatively, a four-input
function can be generated, and one of the inputs to this function can be
used to drive the register. The register in a packed LE can still use the clock
enable, clear, and preset signals in the LE. In a packed LE, the register can
drive the FastTrack Interconnect while the LUT drives the local
interconnect, or vice versa.
Arithmetic Mode
The arithmetic mode offers 2 three-input LUTs that are ideal for
implementing adders, accumulators, and comparators. One LUT
computes a three-input function, and the other generates a carry output.
As shown in Figure 9 on page 19, the first LUT uses the carry-in signal and
two data inputs from the LAB local interconnect to generate a
combinatorial or registered output. For example, in an adder, this output
is the sum of three signals: a, b, and carry-in. The second LUT uses the
same three signals to generate a carry-out signal, thereby creating a carry
chain. The arithmetic mode also supports simultaneous use of the cascade
chain.
相關PDF資料
PDF描述
DS1721S/T&R IC THERMOMETER/STAT DIG HP 8SOIC
TACR156M006R CAP TANT 15UF 6.3V 20% 0805
VE-B5D-CW CONVERTER MOD DC/DC 85V 100W
D37S13A6GX00LF CONN DSUB RCPT 37POS T/H RA GOLD
HAZ471MBABRCKR CAP CER 470PF 1KV 20% RADIAL
相關代理商/技術參數
參數描述
EPF10K70RC240-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF15A 制造商:CAD Professional Microphones 功能描述:On 15 Gooseneck Windscreen Pop Filter 制造商:CAD PROFESSIONAL MICROPHONES 功能描述:WINDSCREEN POP FILTER ON 15 GOOSENECK
EPF2 制造商:IMO Precision Controls Ltd 功能描述:END PLATE FUSED TERM 制造商:IMO PRECISION CONTROLS 功能描述:END PLATE, FUSED TERM 制造商:IMO Precision Controls Ltd 功能描述:END PLATE, FUSED TERM; Series:ERF; Accessory Type:End Plate; For Use With:ERF Series Terminal Blocks; SVHC:No SVHC (19-Dec-2012); Colour:Beige; External Depth:1.5mm
EPF20K400GC655-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF20K600EBC6521X 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 汝阳县| 江孜县| 藁城市| 邵武市| 洮南市| 金湖县| 松溪县| 宝坻区| 辉南县| 马尔康县| 卓尼县| 沁水县| 南岸区| 肥西县| 公安县| 渭南市| 华蓥市| 平罗县| 定襄县| 辉县市| 西青区| 图木舒克市| 灌阳县| 板桥市| 准格尔旗| 中宁县| 临澧县| 汕尾市| 翁源县| 边坝县| 镇平县| 通州区| 凤山县| 柳州市| 徐汇区| 拜城县| 志丹县| 镇原县| 老河口市| 凤凰县| 中西区|