欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K70RC240-4
廠商: Altera
文件頁數: 89/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 70K 240-RQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產品變化通告: Package Change 30/Jun/2010
標準包裝: 24
系列: FLEX-10K®
LAB/CLB數: 468
邏輯元件/單元數: 3744
RAM 位總計: 18432
輸入/輸出數: 189
門數: 118000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
其它名稱: 544-2244
Altera Corporation
63
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 36. Interconnect Timing Microparameters
Symbol
Parameter
Conditions
tDIN2IOE
Delay from dedicated input pin to IOE control input
tDCLK2LE
Delay from dedicated clock pin to LE or EAB clock
tDIN2DATA
Delay from dedicated input or clock to LE or EAB data
tDCLK2IOE
Delay from dedicated clock pin to IOE clock
tDIN2LE
Delay from dedicated input pin to LE or EAB control input
tSAMELAB
Routing delay for an LE driving another LE in the same LAB
tSAMEROW
Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the
same row
tSAMECOLUMN
Routing delay for an LE driving an IOE in the same column
tDIFFROW
Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different
row
tTWOROWS
Routing delay for a row IOE or EAB driving an LE or EAB in a different row
tLEPERIPH
Routing delay for an LE driving a control signal of an IOE via the peripheral
control bus
tLABCARRY
Routing delay for the carry-out signal of an LE driving the carry-in signal of a
different LE in a different LAB
tLABCASC
Routing delay for the cascade-out signal of an LE driving the cascade-in
signal of a different LE in a different LAB
Table 37. External Timing Parameters
Symbol
Parameter
Conditions
tDRR
Register-to-register delay via four LEs, three row interconnects, and four local
interconnects
tINSU
Setup time with global clock at IOE register
tINH
Hold time with global clock at IOE register
tOUTCO
Clock-to-output delay with global clock at IOE register
Table 38. External Bidirectional Timing Parameters
Symbol
Parameter
Condition
tINSUBIDIR
Setup time for bidirectional pins with global clock at adjacent LE register
tINHBIDIR
Hold time for bidirectional pins with global clock at adjacent LE register
tOUTCOBIDIR
Clock-to-output delay for bidirectional pins with global clock at IOE register
tXZBIDIR
Synchronous IOE output buffer disable delay
tZXBIDIR
Synchronous IOE output buffer enable delay, slow slew rate = off
相關PDF資料
PDF描述
DS1721S/T&R IC THERMOMETER/STAT DIG HP 8SOIC
TACR156M006R CAP TANT 15UF 6.3V 20% 0805
VE-B5D-CW CONVERTER MOD DC/DC 85V 100W
D37S13A6GX00LF CONN DSUB RCPT 37POS T/H RA GOLD
HAZ471MBABRCKR CAP CER 470PF 1KV 20% RADIAL
相關代理商/技術參數
參數描述
EPF10K70RC240-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF15A 制造商:CAD Professional Microphones 功能描述:On 15 Gooseneck Windscreen Pop Filter 制造商:CAD PROFESSIONAL MICROPHONES 功能描述:WINDSCREEN POP FILTER ON 15 GOOSENECK
EPF2 制造商:IMO Precision Controls Ltd 功能描述:END PLATE FUSED TERM 制造商:IMO PRECISION CONTROLS 功能描述:END PLATE, FUSED TERM 制造商:IMO Precision Controls Ltd 功能描述:END PLATE, FUSED TERM; Series:ERF; Accessory Type:End Plate; For Use With:ERF Series Terminal Blocks; SVHC:No SVHC (19-Dec-2012); Colour:Beige; External Depth:1.5mm
EPF20K400GC655-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF20K600EBC6521X 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 磐安县| 齐河县| 长岭县| 禄劝| 英德市| 仁怀市| 南岸区| 六安市| 屏边| 昭平县| 武宣县| 栾城县| 尼木县| 金湖县| 河津市| 昭觉县| 朔州市| 德江县| 西盟| 闻喜县| 姜堰市| 开江县| 秦皇岛市| 合山市| 深圳市| 志丹县| 镇宁| 石楼县| 新竹县| 平顺县| 海兴县| 准格尔旗| 乐业县| 汝南县| 景德镇市| 霍林郭勒市| 茂名市| 孝义市| 岗巴县| 吉安县| 阿城市|