欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: FS6131-01
廠商: Electronic Theatre Controls, Inc.
英文描述: Programmable Line Lock Clock Generator IC
中文描述: 可編程線鎖定時鐘發生器IC
文件頁數: 2/39頁
文件大小: 435K
代理商: FS6131-01
2
FS6131-01
Programmable Line Lock Clock Generator IC
Table 1: Pin Descriptions
Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI
U
= Input with Internal Pull-Up; DI
D
= Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input,
DO = Digital Output; P = Power/Ground; # = Active Low pin
PIN
TYPE
NAME
DESCRIPTION
1
DI
SCL
Serial Interface Clock (requires an external pull-up)
2
DIO
SDA
Serial Interface Data Input/Output (requires an external pull-up)
3
DI
ADDR
Address Select Bit (see Section 5.2.1)
4
P
VSS
Ground
5
AI
XIN
VCXO Feedback
6
AO
XOUT
VCXO Drive
7
AI
XTUNE
VCXO Tune
8
P
VDD
Power Supply (+5V)
9
DIO
LOCK/IPRG
Lock Indicator / PECL Current Drive Programming
10
AI
EXTLF
External Loop Filter
11
P
VSS
Ground
12
DI
REF
Reference Frequency Input
13
DI
FBK
Feedback Input
14
P
VDD
Power Supply (+5V)
15
DO
CLKP
Differential Clock Output (+)
16
DO
CLKN
Differential Clock Output (-)
4.0
Functional Block Description
4.1
The Main Loop Phase Locked Loop (ML-PLL) is a stan-
dard phase- and frequency- locked loop architecture. As
shown in Figure 2, the ML-PLL consists of a Reference
Divider, a Phase-Frequency Detector (PFD), a charge
pump, an internal loop filter, a Voltage-Controlled Oscil-
lator (VCO), a Feedback Divider, and a Post Divider.
During operation, the reference frequency (f
REF
), gener-
ated by either the on-board crystal oscillator or an exter-
nal frequency source, is first reduced by the Reference
Divider. The integer value that the frequency is divided by
is called the modulus, and is denoted as N
R
for the Ref-
erence Divider. The divided reference is then fed into the
PFD.
The PFD controls the frequency of the VCO (f
VCO
)
through the charge pump and loop filter. The VCO pro-
vides a high-speed, low noise, continuously variable fre-
quency clock source for the ML-PLL. The output of the
VCO is fed back to the PFD through the Feedback Di-
vider (the modulus is denoted by N
F
) to close the loop.
The PFD will drive the VCO up or down in frequency until
the divided reference frequency and the divided VCO
Main Loop PLL
frequency appearing at the inputs of the PFD are equal.
The input/output relationship between the reference fre-
quency and the VCO frequency is
f
=
R
REF
N
F
VCO
N
f
.
If the VCO frequency is used as the PLL output fre-
quency (f
CLK
) then the basic PLL equation can be rewrit-
ten as
=
R
F
REF
CLK
N
N
f
f
.
4.1.1
The Reference Divider is designed for low phase jitter.
The divider accepts either the output of either the Crystal
Loop (the VCXO output) or an external reference fre-
quency, and provides a divided-down frequency to the
PFD. The Reference Divider is a 12-bit divider, and can
be programmed for any modulus from 1 to 4095. See
both Table 3 and Table 8 for additional programming in-
formation.
Reference Divider
相關PDF資料
PDF描述
FS6282 DUAL PLL CLOCK GENERATOR IC
FS6282-03 DUAL PLL CLOCK GENERATOR IC
FS6M07652RTC Time-Delay Relay; Contacts:SPST-NO; Time Range:0.2 sec. to 20 sec.; Timing Function:Delay-On-Make; Voltage Rating:120V
FS6M07652RTCTU Fairchild Power Switch(FPS)
FS6M07652RTCYDT Fairchild Power Switch(FPS)
相關代理商/技術參數
參數描述
FS6131-01G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable Line Lock Clock Generator IC
FS6131-01G-XTD 功能描述:時鐘發生器及支持產品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01G-XTP 功能描述:時鐘發生器及支持產品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01I-XTD 功能描述:時鐘發生器及支持產品 I2C PROG PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01I-XTP 功能描述:時鐘發生器及支持產品 I2C PROG PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
主站蜘蛛池模板: 乐山市| 望谟县| 三门峡市| 轮台县| 宁晋县| 合作市| 静乐县| 名山县| 广平县| 东辽县| 蓝田县| 新宁县| 通城县| 朝阳市| 西乡县| 凤冈县| 上饶县| 尖扎县| 红安县| 新营市| 浦东新区| 昂仁县| 景德镇市| 青海省| 民乐县| 汾阳市| 吉林市| 故城县| 平潭县| 定日县| 青神县| 田林县| 巫山县| 西林县| 左贡县| 兴业县| 阆中市| 龙江县| 深泽县| 灵宝市| 寻乌县|