- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375914 > FS6131-01 (Electronic Theatre Controls, Inc.) Programmable Line Lock Clock Generator IC PDF資料下載
參數(shù)資料
| 型號： | FS6131-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Programmable Line Lock Clock Generator IC |
| 中文描述： | 可編程線鎖定時鐘發(fā)生器IC |
| 文件頁數(shù)： | 3/39頁 |
| 文件大小： | 435K |
| 代理商： | FS6131-01 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
3
FS6131-01
Programmable Line Lock Clock Generator IC
4.1.2
The Feedback Divider is based on a dual-modulus
prescaler technique. The technique allows the same
granularity as a fully programmable feedback divider,
while still allowing the programmable portion to operate at
low speed. A high-speed pre-divider (also called a
prescaler) is placed between the VCO and the program-
mable Feedback Divider because of the high speeds at
which the VCO can operate. The dual-modulus technique
insures reliable operation at any speed that the VCO can
achieve and reduces the overall power consumption of
the divider.
For example, a fixed divide-by-eight could be used in the
Feedback Divider. Unfortunately, a divide-by-eight would
limit the effective modulus of the feedback divider path to
multiples of eight. The limitation would restrict the ability
of the PLL to achieve a desired input-frequency-to-
output-frequency ratio without making both the Reference
and Feedback Divider values comparatively large. Large
divider moduli are generally undesirable due to increased
phase jitter.
Feedback Divider
Figure 3: Feedback Divider
Dual-
Modulus
Prescaler
A
Counter
M
Counter
f
vco
To understand the operation, refer to Figure 3. The M-
counter (with a modulus of M) is cascaded with the dual-
modulus prescaler. If the prescaler modulus were fixed at
N, the overall modulus of the feedback divider chain
would be M
×
N. However, the A-counter causes the
prescaler modulus to be altered to N+1 for the first A out-
puts of the prescaler. The A-counter then causes the
dual-modulus prescaler to revert to a modulus of
N
until
the M-counter reaches its terminal state and resets the
entire divider. The overall modulus can be expressed as
)
(
N
A
+
+
where M
≥
A, which simplifies to
N
M
×
)
(
A
M
N
,
A
+
.
4.1.3
The requirement that M
≥
A means that the Feedback Di-
vider can only be programmed for certain values below a
divider modulus of 56. The selection of divider values is
listed in Table 2.
If the desired Feedback Divider is less than 56, find the
divider value in the table. Follow the column up to find the
A-counter program value. Follow the row to the left to find
the M-counter value.
Above a modulus of 56, the Feedback Divider can be
programmed to any value up to 16383. See both Table 3
and Table 8 for additional programming information.
Feedback Divider Programming
Table 2: Feedback Modulus Below 56
A-COUNTER: FBKDIV[2:0]
M-COUNTER:
FBKDIV[13:3]
000
001
010
011
100
101
110
111
00000000001
8
9
-
-
-
-
-
-
00000000010
16
17
18
-
-
-
-
-
00000000011
24
25
26
27
-
-
-
-
00000000100
32
33
34
35
36
-
-
-
00000000101
40
41
42
43
44
45
-
-
00000000110
48
49
50
51
52
53
54
-
00000000111
56
57
58
59
60
61
62
63
FEEDBACK DIVIDER MODULUS
4.1.4
The Post Divider consists of three individually program-
mable dividers, as shown in Figure 4.
Post Divider
Figure 4: Post Divider
Post
Divider 1
(N
P1
)
Post
Divider 2
(N
P2
)
Post
Divider 3
(N
P3
)
POST3[1:0]
POST2[1:0]
POST1[1:0]
POST DIVIDER (N
Px
)
f
out
f
GBL
The moduli of the individual dividers are denoted as N
P1
,
N
P2
, and N
P3
, and together they make up the array
modulus N
Px
.
N
N
×
=
3
2
1
P
P
P
Px
N
N
×
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6282 | DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | DUAL PLL CLOCK GENERATOR IC |
| FS6M07652RTC | Time-Delay Relay; Contacts:SPST-NO; Time Range:0.2 sec. to 20 sec.; Timing Function:Delay-On-Make; Voltage Rating:120V |
| FS6M07652RTCTU | Fairchild Power Switch(FPS) |
| FS6M07652RTCYDT | Fairchild Power Switch(FPS) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6131-01G | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable Line Lock Clock Generator IC |
| FS6131-01G-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01G-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。