- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385414 > HY27SS561M (Hynix Semiconductor Inc.) 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash PDF資料下載
參數(shù)資料
| 型號： | HY27SS561M |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| 中文描述： | 片256Mbit（32Mx8bit / 16Mx16bit）NAND閃存 |
| 文件頁數(shù)： | 19/44頁 |
| 文件大小： | 733K |
| 代理商： | HY27SS561M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Rev 0.7 / Oct. 2004
19
HY27SS(08/16)561M Series
HY27US(08/16)561M Series
256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
Reset
The Reset command is used to reset the Command Interface and Status Register. If the Reset command is issued dur-
ing any operation, the operation will be aborted. If it was a program or erase operation that was aborted, the contents
of the memory locations being modified will no longer be valid as the data will be partially programmed or erased.
If the device has already been reset then the new Reset command will not be accepted. The Ready/Busy signal goes
Low for t
BLBH4
after the Reset command is issued. The value of t
BLBH4
depends on the operation that the device was
performing when the command was issued, refer to Table 15 for the values.
Read Status Register
The device contains a Status Register which provides information on the current or previous Program or Erase opera-
tion. The various bits in the Status Register convey information and errors on the operation.
The Status Register is read by issuing the Read Status Register command. The Status Register information is present
on the output data bus (I/O
0
- I/O
7
) on the falling edge of Chip Enable or Read Enable, whichever occurs last. When
several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll
each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip
Enable or Read Enable signals to update the contents of the Status Register.
After the Read Status Register command has been issued, the device remains in Read Status Register mode until
another command is issued. Therefore if a Read Status Register command is issued during a Random Read cycle a
new read command must be issued to continue with a Page Read or Sequential Row Read operation.
The Status Register bits are summarized in Table 6, Status Register Bits. Refer to Table 6 in conjunction with the fol-
lowing text descriptions.
Write Protection Bit (SR7)
The Write Protection bit can be used to identify if the device is protected or not. If the Write Protection bit is set to '1'
the device is not protected and program or erase operations are allowed. If the Write Protection bit is set to '0' the
device is protected and program or erase operations are not allowed.
Figure 17. Block Erase Operation
Block Address
Inputs
I/O
60h
Confirm
Code
D0h
SR0
Block Erase
Setup Code
Busy
tBLBH3
(Erase Busy time)
RB
70h
Read Status Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY27US16561M | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27US561M | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27SS16561M | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27US08561M | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27SSxxx | 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY27SSXXX | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27UA081G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA161G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA1G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UAXXX | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。