欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： ISP1161
廠商： NXP Semiconductors N.V.
英文描述： Full-speed Universal Serial Bus single-chip host and device controller
中文描述： 全速通用串行總線的單芯片主機和設備控制器
文件頁數： 20/127頁
文件大小： 2762K
代理商： ISP1161
Philips Semiconductors
ISP1161
Full-speed USB single-chip host and device controller
Product data
Rev. 01 — 3 July 2001
20 of 130
9397 750 08313
Philips Electronics N.V. 2001. All rights reserved.
The interrupt events of the Hc
μ
PInterrupt register (24H - Read, A4H - Write) changes
the status of pin INT1 when the corresponding bits of the Hc
μ
PInterruptEnable
register (25H - Read, A5H - Write) and pin INT1’s global enable bit (bit 0 of the
HcHardwareConfiguration register) are all set to enable status.
However, events that come from the HcInterruptStatus register (03H - Read, 83H -
Write) affect only the OPR_Reg bit of the Hc
μ
PInterrupt register. They cannot directly
change the status of pin INT1.
8.6.3
DC’s interrupt output pin (INT2)
The DC’s interrupt output pin INT2’s four configuration modes can also be
programmed by setting bit 0 (INTPOL) and bit 1 (INTLVL) of the DC’s hardware
configuration register (BBH - Read, BAH - Write). Bit 3 (INTENA) of the DC’s mode
register (B9H - Read, B8H - Write) is used as pin INT2’s global enable setting.
Figure 22
shows the relationship between the interrupt events and pin INT2.
Each of the indicated USB events is logged in a status bit of the Interrupt Register.
Corresponding bits in the Interrupt Enable Register determine whether or not an
event will generate an interrupt.
Interrupts can be masked globally by means of the INTENA bit of the Mode Register
(see
Table 80
).
The active level and signalling mode of the INT output is controlled by the INTPOL
and INTLVL bits of the Hardware Configuration Register (see
Table 82
). Default
settings after reset are active LOW and level mode. When pulse mode is selected, a
pulse of 166 ns is generated when the OR-ed combination of all interrupt bits
changes from logic 0 to logic 1.
Fig 21. HC interrupt logic.
MGT945
SOF/ITL
ATL
All EOT
OPR Reg
HcSuspend
HcuPInterrupt
register
HcuPInterruptEnable
register
HcInterruptStatus
register
HcInterruptEnable
register
ClkReady
SOF/ITL IE
ATL IE
All EOT IE
OPR Reg IE
HcSuspend IE
ClkReady IE
SO
SF
RD
UE
FNO
RHSC
SO IE
SF IE
RD IE
UE IE
FNO IE
RHSC IE
INT Enable
INT Trigger
INT Polarity
HcHardwareConfiguration
register
PULSE
GENERATOR
INT1
1
0
X
X
相關PDF資料
PDF描述
ISP1161A1 Universal Serial Bus single-chip host and device controller
ISP1161A1BD Universal Serial Bus single-chip host and device controller
ISP1161A1BM Universal Serial Bus single-chip host and device controller
ISP1161BD Full-speed Universal Serial Bus single-chip host and device controller
ISP1161BM Full-speed Universal Serial Bus single-chip host and device controller
相關代理商/技術參數
參數描述
ISP1161A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus single-chip host and device controller
ISP1161A1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus single-chip host and device controller
ISP1161A1BD 功能描述:IC USB HOST/DEVICE CTRLR 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
ISP1161A1BD,118 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161A1BD,151 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 垣曲县| 岗巴县| 保亭| 清远市| 荥经县| 长顺县| 乡城县| 中宁县| 贵州省| 大余县| 呼玛县| 遂宁市| 虹口区| 永登县| 延吉市| 吐鲁番市| 新邵县| 元阳县| 尼勒克县| 甘南县| 资兴市| 临沧市| 宜良县| 平塘县| 万宁市| 昂仁县| 仪陇县| 松滋市| 沙洋县| 阳江市| 拉萨市| 佳木斯市| 南涧| 临江市| 广河县| 大新县| 澄城县| 海城市| 毕节市| 隆化县| 深水埗区|