欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISP1161ABD
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: Full-speed Universal Serial Bus single-chip host and device controller
中文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64
文件頁數: 69/134頁
文件大小: 587K
代理商: ISP1161ABD
Philips Semiconductors
ISP1161A
Full-speed USB single-chip host and device controller
Product data
Rev. 03 — 23 December 2004
69 of 134
9397 750 13962
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
10.4.5
Hc
μ
PInterruptEnable register (R/W: 25H/A5H)
The bits 6:0 in this register are the same as those in the Hc
μ
PInterrupt register. They
are used together with bit 0 of the HcHardwareConfiguration register to enable or
disable the bits in the Hc
μ
PInterrupt register.
At power-on, all bits in this register are masked with logic 0. This means no interrupt
request output on the interrupt pin INT1 can be generated.
When the bit is set to logic 1, the interrupt for the bit is not masked but enabled.
Code (Hex): 25 —
read
Code (Hex): A5 —
write
1
ATLInt
0 —
no event
1 —
implies that the microprocessor must read ATL data from the
HC. This requires that the HcBufferStatus register must first be
read. The time for this interrupt depends on the number of clocks
bit set for USB activities in each ms.
0 —
no event
0
SOFITLInt
1 —
implies that SOF indicates the 1 ms mark. The ITL buffer that
the HC has handled must be read. To know the ITL buffer status,
the HcBufferStatus register must first be read. This is for the
microprocessor to get ISO data to or from the HC. For more
information, see the 6th paragraph in
Section 9.5
.
Table 43:
Bit
Hc
μ
PInterrupt register: bit description
…continued
Symbol
Description
Table 44:
Bit
Symbol
Reset
Access
Bit
Symbol
Hc
μ
PInterruptEnable register: bit allocation
15
14
13
12
11
10
9
8
reserved
0
0
0
0
0
0
0
0
R/W
7
R/W
6
R/W
5
HC
R/W
4
OPR
Interrupt
Enable
0
R/W
R/W
3
R/W
2
EOT
Interrupt
Enable
0
R/W
R/W
1
ATL
Interrupt
Enable
0
R/W
R/W
0
SOF
Interrupt
Enable
0
R/W
reserved
ClkReady
Suspended
Enable
0
R/W
reserved
Reset
Access
0
0
0
R/W
R/W
R/W
Table 45:
Bit
15 to 7
6
Hc
μ
PInterruptEnable register: bit description
Symbol
Description
-
reserved
ClkReady
0 —
power-up value
1 —
enables Clkready interrupt
相關PDF資料
PDF描述
ISP1161ABM Full-speed Universal Serial Bus single-chip host and device controller
ISP1161 Full-speed Universal Serial Bus single-chip host and device controller
ISP1161A1 Universal Serial Bus single-chip host and device controller
ISP1161A1BD Universal Serial Bus single-chip host and device controller
ISP1161A1BM Universal Serial Bus single-chip host and device controller
相關代理商/技術參數
參數描述
ISP1161ABD,118 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BD RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABD,151 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BD RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABD,157 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BD RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABD-S 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1161ABD-T 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
主站蜘蛛池模板: 汕尾市| 临清市| 新津县| 襄城县| 霍邱县| 郓城县| 汨罗市| 南川市| 河曲县| 高清| 南岸区| 顺昌县| 化隆| 长宁区| 府谷县| 孙吴县| 益阳市| 富蕴县| 九江市| 陇南市| 长春市| 宣恩县| 西青区| 铅山县| 周至县| 温泉县| 郴州市| 潍坊市| 宁津县| 淮北市| 安仁县| 连州市| 枞阳县| 孙吴县| 洛南县| 中江县| 凤台县| 贵德县| 周宁县| 迁安市| 会同县|