欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISP1181
廠商: NXP Semiconductors N.V.
英文描述: Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件)
中文描述: 全速通用串行總線接口設備(全速通用串行總線接口器件)
文件頁數: 35/69頁
文件大小: 1655K
代理商: ISP1181
Philips Semiconductors
ISP1181
Full-speed USB interface
Objective specification
Rev. 01 — 13 March 2000
35 of 69
9397 750 06896
Philips Electronics N.V. 2000. All rights reserved.
12.2.4
Clear Endpoint Buffer
This command unlocks and clears the buffer of the selected OUT endpoint, allowing
the reception of new packets. Reception of a complete packet causes the Buffer Full
flag of an OUT endpoint to be set. Any subsequent packets are refused by returning a
NAK condition, until the buffer is unlocked using this command. For a double-buffered
endpoint this command switches the current FIFO for CPU access.
Remark:
For special aspects of the control OUT endpoint see
Section 9.5
.
Code (Hex): 70, 72 to 7F —
clear endpoint buffer (control OUT, endpoint 1 to 14)
Transaction —
none
12.2.5
Check Endpoint Status
This command is used to check the status of the selected endpoint FIFO without
clearing any status or interrupt bits. The command accesses the Endpoint Status
Image Register, which contains a copy of the Endpoint Status Register. The bit
allocation of the Endpoint Status Image Register is shown in
Table 35
.
Code (Hex): D0 to DF —
check status (control OUT, control IN, endpoint 1 to 14)
Transaction —
write/read 1 byte
Table 35: Endpoint Status Image Register: bit allocation
Bit
7
Symbol
EPSTAL
EPFULL1
6
5
4
3
2
1
0
EPFULL0
reserved
OVER
WRITE
0
R
SETUPT
CPUBUF
reserved
Reset
Access
0
R
0
R
0
R
0
R
0
R
0
R
0
R
Table 36: Endpoint Status Image Register: bit description
Bit
Symbol
Description
7
EPSTAL
This bit indicates whether the endpoint is stalled or not
(1 = stalled, 0 = not stalled).
6
EPFULL1
A logic 1 indicates that the secondary endpoint buffer is full.
5
EPFULL0
A logic 1 indicates that the primary endpoint buffer is full.
4
-
reserved
3
OVERWRITE
This bit is set by hardware, a logic 1 indicating that a new Setup
packet has overwritten the previous setup information, before it
was acknowledged or before the endpoint was stalled. This bit is
cleared by reading, if writing the setup data has finished.
Firmware must check this bit before sending an Acknowledge
Setup command or stalling the endpoint. Upon reading a logic 1
the firmware must stop ongoing setup actions and wait for a new
Setup packet.
2
SETUPT
A logic 1 indicates that the buffer contains a Setup packet.
1
CPUBUF
This bit indicates which buffer is currently selected for CPU
access (0 = primary buffer, 1 = secondary buffer).
0
-
reserved
相關PDF資料
PDF描述
ISP1181DGG INDUCTOR 4.7NH +-.3NH 0402 SMD
ISP1183 Low-power Universal Serial Bus interface device with DMA
ISP1183BS Low-power Universal Serial Bus interface device with DMA
ISP1301 Universal Serial Bus On-The-Go transceiver
ISP1301BS Universal Serial Bus On-The-Go transceiver
相關代理商/技術參數
參數描述
ISP1181A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus peripheral controller
ISP1181ABS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus peripheral controller
ISP1181ABS,518 功能描述:USB 接口集成電路 USB 1.1 ADV DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181ABS,551 功能描述:USB 接口集成電路 USB 1.1 ADVANCED DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181ABS,557 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
主站蜘蛛池模板: 朝阳县| 睢宁县| 镇平县| 浮梁县| 六安市| 高要市| 宜兴市| 沙雅县| 马公市| 扎兰屯市| 东乌| 调兵山市| 扬州市| 临猗县| 麟游县| 罗山县| 富民县| 株洲县| 凉山| 横峰县| 桐乡市| 大洼县| 河西区| 郸城县| 洪洞县| 娄底市| 汝州市| 大足县| 阜阳市| 汉川市| 泽库县| 克东县| 三门县| 桃源县| 嵊泗县| 四川省| 云阳县| 固镇县| 安塞县| 偏关县| 甘洛县|