- 您現在的位置：買賣IC網 > PDF目錄360998 > ISP1181BDGG (NXP SEMICONDUCTORS) Full-speed Universal Serial Bus peripheral controller PDF資料下載
參數資料
| 型號： | ISP1181BDGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Full-speed Universal Serial Bus peripheral controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PDSO48 |
| 封裝： | 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 |
| 文件頁數： | 25/70頁 |
| 文件大?。?/td> | 341K |
| 代理商： | ISP1181BDGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Philips Semiconductors
ISP1181B
Full-speed USB peripheral controller
Product data
Rev. 02 — 07 December 2004
25 of 70
9397 750 13958
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
[1]
[2]
[3]
[4]
[5]
[6]
[7]
With N representing the number of bytes, the number of words for 16-bit bus width is: (N + 1) DIV 2.
When accessing an 8-bit register in 16-bit mode, the upper byte is invalid.
In 8-bit bus mode this command requires more time to complete than other commands. See
Table 58
.
During isochronous transfer in 16-bit mode, because N
≤
1023, the firmware must take care of the upper byte.
Validating an OUT endpoint buffer causes unpredictable behavior of ISP1181B.
Clearing an IN endpoint buffer causes unpredictable behavior of ISP1181B.
Reads a copy of the Status Register: executing this command does not clear any status bits or interrupt bits.
12.1 Initialization commands
Initialization commands are used during the enumeration process of the USB
network. These commands are used to configure and enable the embedded
endpoints. They also serve to set the USB assigned address of ISP1181B and to
perform a device reset.
12.1.1
Write/Read Endpoint Configuration
This command is used to access the Endpoint Configuration Register (ECR) of the
target endpoint. It defines the endpoint type (isochronous or bulk/interrupt), direction
(OUT/IN), FIFO size and buffering scheme. It also enables the endpoint FIFO. The
register bit allocation is shown in
Table 14
. A bus reset will disable all endpoints.
The allocation of FIFO memory only takes place after
all
16 endpoints have been
configured in sequence (from endpoint 0 OUT to endpoint 14). Although the control
endpoints have fixed configurations, they must be included in the initialization
sequence and be configured with their default values (see
Table 4
). Automatic FIFO
allocation starts when endpoint 14 has been configured.
Unstall Endpoint n
(n = 1 to 14)
Check Control OUT Status
[7]
Endpoint 1 to 14
82 to 8F
-
Endpoint Status Image Register
endpoint 0 OUT
Endpoint Status Image Register
endpoint 0 IN
Endpoint Status Image Register n
endpoint 1 to 14
Endpoint 0 IN and OUT
D0
read 1 byte
[2]
Check Control IN Status
[7]
D1
read 1 byte
[2]
Check Endpoint n Status
(n = 1 to 14)
[7]
Acknowledge Setup
General commands
Read Control OUT Error Code
D2 to DF
read 1 byte
[2]
F4
-
[3]
Error Code Register
endpoint 0 OUT
Error Code Register endpoint 0 IN
Error Code Register
endpoint 1 to 14
all registers with write access
Scratch Register
Frame Number Register
Chip ID Register
Interrupt Register
A0
read 1 byte
[2]
Read Control IN Error Code
Read Endpoint n Error Code
(n = 1 to 14)
Unlock Device
Write/Read Scratch Register
Read Frame Number
Read Chip ID
Read Interrupt Register
A1
A2 to AF
read 1 byte
[2]
read 1 byte
[2]
B0
B2/B3
B4
B5
C0
write 2 bytes
write/read 2 bytes
read 1 or 2 bytes
read 2 bytes
read 4 bytes
Table 13:
Name
Command and register summary
…continued
Destination
Code (Hex)
Transaction
[1]
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1181 | Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件) |
| ISP1181DGG | INDUCTOR 4.7NH +-.3NH 0402 SMD |
| ISP1183 | Low-power Universal Serial Bus interface device with DMA |
| ISP1183BS | Low-power Universal Serial Bus interface device with DMA |
| ISP1301 | Universal Serial Bus On-The-Go transceiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1181BDGG,112 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181BDGG,118 | 功能描述:USB 接口集成電路 USB 1.1 DEVICE CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181BDGG-T | 制造商:ST-Ericsson 功能描述:USB Peripheral Controller 48-Pin TSSOP T/R |
| ISP1181BDGGTM | 功能描述:IC USB HOST CTRL FLL-SPD 48TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1181BPC | 制造商:ST-Ericsson 功能描述:Full-Speed Universal Serial Bus Peripheral Controller |
發布緊急采購，3分鐘左右您將得到回復。