欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LC89052TA-E
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PDSO24
封裝: 0.225 INCH, TSSOP-24
文件頁數: 13/42頁
文件大小: 224K
代理商: LC89052TA-E
LC89052TA-E
No.7457-20/42
8.4.6 Output data switching (SDIN, DATAO)
The DATAO pin outputs the demodulated data when the PLL circuit is locked and the SDIN input data when the PLL
circuit is unlocked. This switching is performed automatically according to the locked/unlocked state of the PLL
circuit.
The data input to SDIN must be synchronized with CKOUT, BCK, and LRCK clocks when XIN is the clock source.
The SDIN input data is output to DATAO by setting RDTSTA, regardless of the PLL circuit locked/unlocked state. In
this case, the CKOUT, BCK, and LRCK clocks are also switched to the XIN clock source. The switch occurs in
synchronization with the LRCK edge after RDTSTA setup.
The DATAO output data can also be forcibly muted by setting RDTMUT. The muting processing is output in
synchronization with the LRCK edge after RDTMUT setup.
The DATAO output can also be muted in the PLL unlocked state by RDTSEL setup.
These setups take priority in the following order: RDTSEL < RDTSTA < RDTMUT.
When XIN is set to be the clock source with OCKSEL, the PLL circuit operates as long as PLL operation is not
stopped with PDOWN[1:0] or PLLOPR. In this mode the state of the PLL circuit is always output from the ERROR
pin. Information processed regardless of the PLL state can be read out over the microcontroller interface.
Figure 8.9 Timing Chart for DATAO Output Data Switching (When RDTSEL is set to "0")
8.4.7 Calculation of input data sampling frequency
The input data sampling frequency is calculated using the XIN clock.
Normally, in modes where the oscillator amplifier is automatically stopped when the PLL circuit is locked, the
calculation is done during the error period associated with ERROR and completed, and the value is retained when the
oscillator amplifier is stopped. Therefore, after the calculation is confirmed, the value does not change until the PLL
circuit is unlocked.
In continuous operation mode, the oscillator amplifier continuously repeats calculations.
The calculation result can be read out from CCB address 0xEC or output registers DO4 to DO6. However, note that
while the PLL can synchronize with data of 32k to 192kHz, fs calculation mode can be selected from two modes: 32k
to 96kHz calculation mode and 64k to 192kHz calculation mode. These modes are switched by FS4XIN. It is not
possible to monitor the fs calculation result of 32k to 192kHz in the same mode.
If a system where the XIN and CKOUT pins are connected and no oscillator is required is being setup, the fs
calculation result will always be "out of range".
ERROR
UGPI
DATAO
UNLOCK
LOCK
UNLOCK
UGPI : When the clock switching transition period signal is selected
PLL locked state
SDIN data
Muted
Demodulated data
Muted
SDIN data
相關PDF資料
PDF描述
LC890561W SPECIALTY CONSUMER CIRCUIT, PQFP48
LC890561W SPECIALTY CONSUMER CIRCUIT, PQFP48
LC89057W-VF4-E SPECIALTY CONSUMER CIRCUIT, PQFP48
LC89057W-VF4A-E SPECIALTY CONSUMER CIRCUIT, PQFP48
LC89057W-VF4 SPECIALTY CONSUMER CIRCUIT, PQFP48
相關代理商/技術參數
參數描述
LC89052TA-TLM-E 功能描述:音頻發送器、接收器、收發器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝:
LC89052THS-E 制造商:ON Semiconductor 功能描述:AUDIO I/F RECEIVER
LC890561W 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Digital Audio Interface Receiver with Built-in Data Buffer Memory
LC890561W-E 功能描述:音頻發送器、接收器、收發器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝:
LC89056W-E 功能描述:音頻發送器、接收器、收發器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝:
主站蜘蛛池模板: 太原市| 久治县| 阿鲁科尔沁旗| 邳州市| 吉林省| 福海县| 连城县| 古蔺县| 灵川县| 鲜城| 新沂市| 文成县| 南丹县| 通江县| 兴城市| 玉门市| 新丰县| 收藏| 万山特区| 当雄县| 沈丘县| 东安县| 开鲁县| 静乐县| 临夏市| 建昌县| 蕲春县| 永城市| 广州市| 宁强县| 金门县| 彭泽县| 仁寿县| 寻乌县| 定日县| 五大连池市| 通州市| 礼泉县| 通渭县| 盈江县| 金华市|