欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFEC6E-3F256C
廠商: Lattice Semiconductor Corporation
文件頁數: 120/163頁
文件大小: 0K
描述: IC FPGA 6.1KLUTS 195I/O 256-BGA
標準包裝: 90
系列: EC
邏輯元件/單元數: 6100
RAM 位總計: 94208
輸入/輸出數: 195
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FPBGA(17x17)
其它名稱: 220-1236
2-3
Architecture
LatticeECP/EC Family Data Sheet
PFU and PFF Blocks
The core of the LatticeECP/EC devices consists of PFU and PFF blocks. The PFUs can be programmed to perform
Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform
Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term
PFU to refer to both PFU and PFF blocks.
Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-3. All the interconnec-
tions to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.
Figure 2-3. PFU Diagram
Slice
Each slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and
some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and
LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock
select, chip-select and wider RAM/ROM functions. Figure 2-4 shows an overview of the internal logic of the slice.
The registers in the slice can be configured for positive/negative and edge/level clocks.
There are 14 input signals: 13 signals from routing and one from the carry-chain (from adjacent slice or PFU).
There are 7 outputs: 6 to routing and one to carry-chain (to adjacent PFU). Table 2-1 lists the signals associated
with each slice.
Slice 0
LUT4 &
CARRY
LUT4 &
CARRY
FF/
Latch
D
FF/
Latch
D
Slice 1
LUT4 &
CARRY
LUT4 &
CARRY
Slice 2
LUT4 &
CARRY
LUT4 &
CARRY
From
Routing
To
Routing
Slice 3
LUT4 &
CARRY
LUT4 &
CARRY
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
相關PDF資料
PDF描述
VE-25R-CW-F3 CONVERTER MOD DC/DC 7.5V 100W
REC3-1212DRW/H2/A CONV DC/DC 3W 9-18VIN +/-12VOUT
LFXP10C-3FN388C IC FPGA 9.7KLUTS 244I/O 388-BGA
FAN5345S20X IC LED DVR ASYNC BOOST 20V 6SSOT
VI-B21-CY-S CONVERTER MOD DC/DC 12V 50W
相關代理商/技術參數
參數描述
LFEC6E-3F256I 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 195 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F484C 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 224 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F484I 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 224 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-3F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
主站蜘蛛池模板: 叙永县| 镇原县| 和静县| 九龙县| 甘泉县| 沽源县| 新蔡县| 兰坪| 铜山县| 北京市| 巴彦淖尔市| 新宾| 惠水县| 武鸣县| 元氏县| 当涂县| 丰都县| 深水埗区| 志丹县| 龙川县| 资兴市| 垦利县| 星子县| 宁强县| 陆河县| 固原市| 富顺县| 喀什市| 通许县| 祁门县| 贵溪市| 德钦县| 沁水县| 弋阳县| 诏安县| 江源县| 长春市| 汪清县| 正阳县| 平谷区| 通许县|