Table 2-7. Maximum Number of Elements in a Block Some options are available in four elements." />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFEC6E-3F256C
廠商: Lattice Semiconductor Corporation
文件頁數: 75/163頁
文件大?。?/td> 0K
描述: IC FPGA 6.1KLUTS 195I/O 256-BGA
標準包裝: 90
系列: EC
邏輯元件/單元數: 6100
RAM 位總計: 94208
輸入/輸出數: 195
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FPBGA(17x17)
其它名稱: 220-1236
2-16
Architecture
LatticeECP/EC Family Data Sheet
Table 2-7. Maximum Number of Elements in a Block
Some options are available in four elements. The input register in all the elements can be directly loaded or can be
loaded as shift registers from previous operand registers. In addition by selecting “dynamic operation” in the
‘Signed/Unsigned’ options the operands can be switched between signed and unsigned on every cycle. Similarly
by selecting ‘Dynamic operation’ in the ‘Add/Sub’ option the Accumulator can be switched between addition and
subtraction on every cycle.
MULT sysDSP Element
This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B,
are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers.
Figure 2-19 shows the MULT sysDSP element.
Figure 2-19. MULT sysDSP Element
MAC sysDSP Element
In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value.
This accumulated value is available at the output. The user can enable the input and pipeline registers but the out-
put register is always enabled. The output register is used to store the accumulated value. A registered overflow
signal is also available. The overflow conditions are provided later in this document. Figure 2-20 shows the MAC
sysDSP element.
Width of Multiply
x9
x18
x36
MULT
841
MAC
2
MULTADD
4
2
MULTADDSUM
2
1
Multiplier
x
n
m
n
m
n
m
n
m
m+n
(default)
CLK (CLK0,CLK1,CLK2,CLK3)
CE (CE0,CE1,CE2,CE3)
RST(RST0,RST1,RST2,RST3)
Pipeline
Register
Input
Register
Multiplier
Multiplicand
Signed
Shift Register A In
Shift Register B In
Shift Register A Out
Shift Register B Out
Output
Input Data
Register A
Input Data
Register B
Output
Register
To
Multiplier
相關PDF資料
PDF描述
VE-25R-CW-F3 CONVERTER MOD DC/DC 7.5V 100W
REC3-1212DRW/H2/A CONV DC/DC 3W 9-18VIN +/-12VOUT
LFXP10C-3FN388C IC FPGA 9.7KLUTS 244I/O 388-BGA
FAN5345S20X IC LED DVR ASYNC BOOST 20V 6SSOT
VI-B21-CY-S CONVERTER MOD DC/DC 12V 50W
相關代理商/技術參數
參數描述
LFEC6E-3F256I 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 195 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F484C 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 224 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F484I 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 224 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-3F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-3F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
主站蜘蛛池模板: 哈密市| 泊头市| 称多县| 崇州市| 天全县| 湄潭县| 斗六市| 岢岚县| 肇东市| 朝阳县| 嘉义市| 黄山市| 农安县| 吉隆县| 砀山县| 彰化市| 巨野县| 普兰店市| 石门县| 北宁市| 蓬安县| 甘孜| 正镶白旗| 永平县| 米脂县| 山阴县| 淅川县| 耒阳市| 定结县| 余庆县| 浦北县| 荔浦县| 普兰县| 曲靖市| 商丘市| 杭锦旗| 白水县| 汝城县| 泰顺县| 广德县| 堆龙德庆县|