
Bits 7–0
This register determines the horizontal start position of Window 2 in OSD pixels (not video signal pixels). The actual
position, to the right of the horizontal flyback pulse, is determined by multiplying this register value by 4 and adding 30.
Due to pipeline delays, the first usable start location is approximately 42 OSD pixels following the horizontal flyback
time. For this reason, we recommend this register be programmed with a number larger than 2, otherwise improper
operation may result.
Display Window 2 Vertical Start Address:
VSTRT2 (0x8419)
Window 2 Vertical Start Address
VPOS2[7:0]
Bits 7–0
This register determines the Vertical start position of Window 2 in constant-height character lines (not video scan lines).
The actual position is determined by multiplying this register value by 2. (Note: each character line is treated as a single
auto-height character pixel line, so multiple scan lines may actually be displayed in order to maintain accurate position
relative to the OSD character cell size. (See the Constant Character Height Mechanism section.) This register should
be set so the entire OSD window is within the active video.
Display Window 2 Start Address:
W2STRTADRH (0x841B)
W2STRTADRL (0x841A)
Reserved
Window 2 Start Address
X
ADDR2[8:0]
Bits 8–0
This register determines the starting address of Display Window 2 in the Display Page RAM. The power-on default of
0x10 starts Window 2 at the midpoint of the Page RAM (0x8100). This location always contains the SL code for the first
line of Display Window 2.
Bits 15–9
These bits are reserved and should be set to zero.
Display Window 2 Column Width:
COLWIDTH2B3 (0x841F)
COLWIDTH2B2 (0x841E)
Window 2 Column Width - High Bytes
COL2[31:16]
COLWIDTH2B1 (0x841D)
COLWIDTH2B0 (0x841C)
Window 2 Column Width - Low Bytes
COL2[15:0]
Bits 31–0
These are the Display Window 2 Column Width 2x Enable Bits. These thirty-two bits correspond to columns 31–0 of
Display Window 2, respectively. A value of zero indicates the column will have normal width (12 OSD pixels). A value
of one indicates the column will be twice as wide as normal (24 OSD pixels). For the double wide case, each Character
Font pixel location will be displayed twice, in two consecutive horizontal pixel locations. The user should note that if
more than 32 display characters are programmed to reside on a line, then all display characters after the first thirty-two
will have normal width (12 pixels).
Fade In/Fade Out Interval Register:
FADE_INTVL (0x8429)
Vertical Interval
Horizontal Interval
V_INTVL[3:0]
H_INTVL[3:0]
Bits 7–4
These three bits determine the interval for fading in or fading out the OSD window in the vertical direction.
Bits 3–0
These three bits determine the interval for fading in or fading out the OSD window in the horizontal direction.
35
www.national.com
200969 Version 2 Revision 4
Print Date/Time: 2011/07/11 11:20:12
LM1276