- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄43 > MAX5952CUAX+ (Maxim Integrated)IC PSE CNTRLR FOR POE 36-SSOP Datasheet資料下載
參數(shù)資料
| 型號(hào)： | MAX5952CUAX+ |
| 廠商： | Maxim Integrated |
| 文件頁(yè)數(shù)： | 23/50頁(yè) |
| 文件大小： | 1006K |
| 描述： | IC PSE CNTRLR FOR POE 36-SSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 類型： | 以太網(wǎng)供電控制器（PoE） |
| 應(yīng)用： | 遠(yuǎn)程外設(shè)（工業(yè)控制，相機(jī)，數(shù)據(jù)訪問(wèn)） |
| 內(nèi)部開(kāi)關(guān)： | 無(wú) |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-BSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
High-Power, Quad, PSE Controller
for Power-Over-Ethernet
______________________________________________________________________________________ 23
Serial Addressing
Each transmission consists of a START condition (Figure
6) sent by a master, followed by the MAX5952 7-bit
slave address plus R/W bit, a register address byte, one
or more data bytes, and finally a STOP condition.
START and STOP Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master fin-
ishes communicating with the slave, the master issues
a STOP (P) condition by transitioning SDA from low to
high while SCL is high. The STOP condition frees the
bus for another transmission.
Bit Transfer
Each clock pulse transfers one data bit (Figure 7). The
data on SDA must remain stable while SCL is high.
Acknowledge
The acknowledge bit is a clocked 9th bit (Figure 8) that
the recipient uses to handshake receipt of each byte of
data. Thus each byte effectively transferred requires 9
bits. The master generates the 9th clock pulse, and the
recipient pulls down SDA (or the SDAOUT in the 3-wire
interface) during the acknowledge clock pulse, so that
the SDA line is stable low during the high period of the
clock pulse. When the master transmits to the MAX5952,
the MAX5952 generates the acknowledge bit. When the
MAX5952 transmits to the master, the master generates
the acknowledge bit.
Figure 6. START and STOP Conditions
START
STOP
S
P
SDA/
SDAIN
SCL
Figure 7. Bit Transfer
SDA
SCL
DATA LINE STABLE;
DATA VALID
.
CHANGE OF
DATA ALLOWED
Figure 8. Acknowledge
SCL
SDA
BY TRANSMITTER
CLOCK PULSE FOR ACKNOWLEDGEMENT
START CONDITION
SDA
BY RECEIVER
1
2
8
9
S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5953DUTM+ | IC INTERFACE 802.3AF 48TQFN |
| MAX5954LETX+T | IC PCI EXP/HOT-PLUG CTRLR 36TQFN |
| MAX5955BEEE+ | IC DUAL HOT-SWAP CTRLR 16-QSOP |
| MAX5957AETN+T | IC TRPL PCI EXP/HOT-PLUG 56-TQFN |
| MAX5960AECS+T | IC CTRLR HOT-PLUG QD 80-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5952CUAX+ | 功能描述:熱插拔功率分布 Quad PSE Controller for POE RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5952CUAX+T | 功能描述:熱插拔功率分布 Quad PSE Controller for POE RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5952DEAX+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX5952DEAX+T | 制造商:Maxim Integrated Products 功能描述:HIGH-POWER QUAD PSE CONTROLLER FOR - Tape and Reel |
| MAX5952DUAX+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。