欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68HC05BD3
廠商: Motorola, Inc.
英文描述: 8-Bit Microcontroller Units (MCU).(8位微控制器)
中文描述: 8位微控制器單元(MCU)。(8位微控制器)
文件頁數: 37/112頁
文件大小: 676K
代理商: MC68HC05BD3
MC68HC05BD3
MOTOROLA
4-5
RESETS AND INTERRUPTS
4
4.2.2
Maskable Hardware Interrupts
If the interrupt mask bit (I-bit) of the CCR is set, all maskable interrupts (internal and external) are
masked. Clearing the I-bit allows interrupt processing to occur.
Note:
The internal interrupt latch is cleared in the first part of the interrupt service routine;
therefore, one external interrupt pulse could be latched and serviced as soon as the
I-bit is cleared.
4.2.2.1
External Interrupt (IRQ)
The external interrupt IRQ can be software configured for “negative-edge” or “negative-edge and
level” sensitive triggering by the IRQN bit in the Multi-Function TImer Control and Status
register.
IRQN
1 (set)
Negative edge triggering for IRQ only
0 (clear) –
Level and negative edge triggering for IRQ
When the signal of the external interrupt pin, IRQ, satisfies the condition selected, an external
interrupt occurs. The actual processor interrupt is generated only if the interrupt mask bit of the
condition code register is also cleared. When the interrupt is recognized, the current state of the
processor is pushed onto the stack and the interrupt mask bit in the condition code register is set.
This masks further interrupts until the present one is serviced. The service routine address is
specified by the contents $3FFA & $3FFB.
The interrupt logic recognizes negative edge transitions and pulses (special case of negative
edges) on the external interrupt line. Figure 4-3 shows both a block diagram and timing for the
interrupt line (IRQ) to the processor. The first method is used if pulses on the interrupt line are
spaced far enough apart to be serviced. The minimum time between pulses is equal to the number
of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the
next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The
second configuration shows several interrupt lines wired-OR to perform the interrupt at the
processor. Thus, if the interrupt lines remain low after servicing one interrupt, the next interrupt is
recognized.
Note:
The internal interrupt latch is cleared in the first part of the service routine; therefore,
one (and only one) external interrupt pulse could be latched during t
ILIL
and serviced
as soon as the I bit is cleared.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
MFT Control and Status
$0008
TOF
RTIF
TOFIE
RTIE
IRQN
RT1
RT0
0000 0-11
TPG
相關PDF資料
PDF描述
MC68HC05BD5 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC705BD3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C4 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C5 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C8A Microcontrollers
相關代理商/技術參數
參數描述
MC68HC05BD5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05C0CP 制造商:Motorola Inc 功能描述:
MC68HC05C12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
主站蜘蛛池模板: 高陵县| 滕州市| 宜都市| 忻城县| 海丰县| 郯城县| 乐清市| 海城市| 贺州市| 信丰县| 湖州市| 图木舒克市| 英山县| 镇坪县| 嘉义市| 甘洛县| 炎陵县| 高阳县| 深水埗区| 依兰县| 剑河县| 巴林左旗| 新河县| 平顶山市| 元江| 佳木斯市| 钟山县| 山丹县| 丰原市| 黑河市| 德惠市| 漳州市| 潍坊市| 常州市| 扬州市| 和硕县| 康马县| 梁平县| 舟山市| 宜君县| 衢州市|