欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68HC05BD3
廠商: Motorola, Inc.
英文描述: 8-Bit Microcontroller Units (MCU).(8位微控制器)
中文描述: 8位微控制器單元(MCU)。(8位微控制器)
文件頁數: 65/112頁
文件大小: 676K
代理商: MC68HC05BD3
MC68HC05BD3
MOTOROLA
8-5
SYNC SIGNAL PROCESSOR
8
a vertical sync pulse is detected, and the content of the Horizontal sync pulse counter is loaded
into the Horizontal Sync Register before the Low Pulse Duration Counter is reset.
Comparator compares the values of the Horizontal Sync Pulse Counter and Horizontal Sync
Register, and gives the equal signal to the Sync Separation Logic.
High Pulse Duration Counter examines the high pulse width of the incoming composite sync
signal. If it is longer than a specific value (8
μ
s or 16 t
CYC
), the vertical sync pulse has finished and
finish signal will be given to the Sync Separation Logic.
Sync Separation Logic passes the composite sync signal to the Hsync output, until there is an
“equal” signal from the comparator. The Hsync output will then output a reassembled waveform
by the Sync Insertion Circuit to emulate the HSYNC pulses, and the Vsync output is set to low at
the coming falling edge of the composite signal. After the finish signal has been sensed, the Vsync
output is fixed to high, and the Hsync output follows the composite sync input again.
8.1.5
Vertical Sync Pulse Reshaper
For separate sync inputs, the vertical sync pulse width VTTL equals to the incoming vertical sync
input. For composite sync input, the Sync Pulse Reshaper widens the VTTL pulse width by 9.5
μ
s.
8.1.6
Sync Signal Counters
There are two counters (horizontal line counter and vertical frequency counter) to count the
number of horizontal sync pulses and the number of system clock cycles between two vertical
sync pulses. These two data can be read by the CPU to check the signal frequencies and can be
used to determine the video mode. Figure 8-4 shows a more detailed block diagram of these
counters. The 13-bit vertical frequency register encompasses vertical frequency range from
approximately 15Hz to 125KHz. Figure 8-5 shows the vertical frequency counter timing. It
indicates that there will be
±
1 count error on the reading from the register for the same vertical
frequency.
8.2
VSYNC Interrupt
The Sync Signal Processor will generate interrupts to the CPU if the VSYNC Interrupt Enable
(VSIE) bit is set, and the I-bit in the Condition Code Register (CCR) is cleared. The interrupt will
occur at each leading edge of VSYNC.
The interrupt vector address is at $3FF8-$3FF9, and the interrupt latch is cleared automatically
by fetching of the interrupt vectors.
TPG
相關PDF資料
PDF描述
MC68HC05BD5 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC705BD3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C4 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C5 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05C8A Microcontrollers
相關代理商/技術參數
參數描述
MC68HC05BD5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05C0CP 制造商:Motorola Inc 功能描述:
MC68HC05C12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
主站蜘蛛池模板: 海盐县| 尉犁县| 塔河县| 永靖县| 临安市| 农安县| 梅州市| 元谋县| 大英县| 增城市| 沛县| 营口市| 南郑县| 镇康县| 新蔡县| 龙南县| 阳曲县| 龙胜| 公安县| 延边| 驻马店市| 安图县| 雷州市| 翁牛特旗| 金塔县| 梅河口市| 沙洋县| 鹤壁市| 泽普县| 崇文区| 秦皇岛市| 绍兴市| 磴口县| 桦甸市| 互助| 禄劝| 沽源县| 永年县| 望城县| 休宁县| 海林市|