欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68HC11A1CFN2
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: HCMOS Single-Chip Microcontroller
中文描述: 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52
封裝: PLASTIC, LCC-52
文件頁數: 81/158頁
文件大小: 776K
代理商: MC68HC11A1CFN2
MC68HC11A8
TECHNICAL DATA
RESETS, INTERRUPTS, AND LOW POWER MODES
MOTOROLA
9-1
9
9 RESETS, INTERRUPTS, AND LOW POWER MODES
This section provides a description of the resets, interrupts, and low power modes. The
computer operating properly (COP) watchdog system and clock monitor are described
as part of the reset system. The interrupt description includes a flowchart to illustrate
how interrupts are executed.
9.1 Resets
The MCU has four possible types of reset: an active low external reset pin (RESET),
a power-on reset, a computer operating properly (COP) watchdog timer reset, and a
clock monitor reset.
9.1.1 External RESET Pin
The RESET pin is used to reset the MCU and allow an orderly software start-up pro-
cedure. When a reset condition is sensed, this pin is driven low by an internal device
for four E clock cycles, then released, and two E clock cycles later it is sampled. If the
pin is still low, it means that an external reset has occurred. If the pin is high, it implies
that the reset was initiated internally by either the watchdog timer (COP) or the clock
monitor (refer to
Figure 9-1
). This method of differentiation between internal and ex-
ternal reset conditions assumes that the reset pin will rise to a logic one in less than
two E clock cycles once it is released and that an externally generated reset should
stay active for at least eight E clock cycles.
Since there is EEPROM on chip, it is very important to control reset during power tran-
sitions. If the reset line is not held low while V
DD
is below its minimum operating level,
the EEPROM contents could be corrupted. Corruption occurs due to improper instruc-
tion execution when there is not sufficient voltage to execute instructions correctly.
Both EEPROM memories and the EEPROM based CONFIG register are subject to
this potential problem.
A low voltage inhibit (LVI) circuit which holds reset low whenever V
DD
is below its min-
imum operating level is required to protect against EEPROM corruption.
Figure 9-2
shows an example of reset circuits with LVI capabilities. The best circuit for a particular
application may be different from the suggested circuit.
9.1.2 Power-On Reset
The power-on reset occurs when a positive transition is detected on V
DD
. The power-
on reset is used strictly for power turn-on conditions and should not be used to detect
any drops in power
相關PDF資料
PDF描述
MC68HCP11A1CFN2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CFN3 HCMOS Single-Chip Microcontroller
MC68HCP11A1CP2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CP3 HCMOS Single-Chip Microcontroller
MC68HCP11A1MFN2 HCMOS Single-Chip Microcontroller
相關代理商/技術參數
參數描述
MC68HC11A1CFN3 制造商:Rochester Electronics LLC 功能描述:
MC68HC11A1CFNE3 功能描述:8位微控制器 -MCU 8B MCU 256RAM A/D EE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HC11A1CFNE3 制造商:Freescale Semiconductor 功能描述:8-BIT MICROCONTROLLER IC
MC68HC11A1CFNE3R 功能描述:8位微控制器 -MCU 8B MCU 256RAM A/D EE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HC11A1CFU2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
主站蜘蛛池模板: 黎城县| 永年县| 岑巩县| 禄丰县| 江安县| 宜章县| 连山| 五大连池市| 清苑县| 正阳县| 云梦县| 那曲县| 阿克陶县| 徐闻县| 洛宁县| 三河市| 陇南市| 衡阳县| 河东区| 遵义市| 固阳县| 巴楚县| 都昌县| 柞水县| 托克托县| 东阿县| 石渠县| 兰西县| 丰城市| 福泉市| 丹寨县| 鹤壁市| 黄冈市| 铁岭县| 乐安县| 鄂温| 湾仔区| 黄龙县| 从化市| 十堰市| 喀什市|