NCP1603
http://onsemi.com
16
OPERATING DESCRIPTION
Figure 45. Typical Application Circuit
EMI
Filter
NCP1603
+
V
ac
Z
OVP
V
out
V
in
L
I
L
D
1
C
filter
Q
1
R
S1
R
CS1
C
bulk
C
osc
R
FB1
I
FB1
I
S
C
control
C
ramp
R
CS2
R
S2
V
bulk
R
FF
I
D
D
3
Q
2
D
2
C
out
C
s
Z
ref
Introduction
The NCP1603 is a PWM/PFC combo controller for
twostages   PFC   lowpower   application.   A   typical
application circuit is listed in Figure 45. The firststage PFC
boost circuit draws a nearunity power factor current from the
input but it also steps up the rectified input voltage V
in
to a
high bulk voltage V
bulk
in the bulk capacitor C
bulk
. Then, the
secondstage PWM flyback circuit converts the bulk voltage
V
bulk
to a usable low voltage and isolated output voltage V
out
.
The controllers of the two stages are combined to become a
single PWM/PFC combo controller. The advantages of
NCP1603 are the following:
1. Integrated maximum 500 V lossless high voltage
startup circuit that saves area and power loss.
2. Low standby power consumption because of PFC
shutdown and skipping cycle operation.
3. Proprietary PFC methodology limits the
maximum switching frequency and frequency
jittering feature of the secondstage make the
easier frontended EMI filter design.
4. Internal ramp compensation for stability
improvement in the second stage converter.
5. Minimum number of external components.
6. Optional synchronization capability between the
PFC and PWM sections for bulk capacitor ripple
current reduction.
7. Safety protection features.
NCP1603 is a copackage of two individual IC dies.
(NCP1601 and NCP1230, 100 kHz) The PFC die links up
pin 5 to pin 12 that are in the lower half of Figure 46. The
PWM die links up the other pins that are in the upper half
of Figure 46. For simplicity, the PFC pins are named with
suffix one that stands for the first stage and the PWM pins
are named with suffix two that stands for the second stage.
This dualdies architecture allows the PFC die to be
completely   powered   off   in   the   standby   lowpower
condition. It   makes the   power supply   an excellent
lowpower no load standby performance.
16
15
14
12
11
10
9
HV
NC
Ramp
CS1
FB1
V
CC2
V
control
13  Out2
1
2
3
4
5
6
7
8
Osc
FB2
CS2
GND2
GND1
Out1
V
CC1
V
aux
PWM
Die
PFC
Die
Figure 46. Internal Connection
Biasing the Controller
The PWM section is the master section that always
operates. The PFC section is the slave section that is
powered off in standby condition for power saving. It is
implemented by connecting V
aux
pin (Pin 1) and V
CC1
pin
(Pin 8) together externally. The V
CC1
pin generally
requires a small decoupling external capacitor (0.1 mF) or
nothing. The PWM section powers the PFC section. The
V
CC
of the whole device refers to V
CC2
(Pin 14) in the
PWM section (i.e., V
CC
= V
CC2
).
Figure 47. Bias Supply Schematic
NCP1603
16
14
1
4
6
8
V
bulk
V
CC2
C
VCC
GND1 = GND2
V
CC1
= V
aux