- 您現在的位置：買賣IC網 > PDF目錄382369 > P89LPC920 (NXP Semiconductors N.V.) 8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM PDF資料下載
參數資料
| 型號： | P89LPC920 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM |
| 中文描述： | 8位微控制器兩個小時80C51的核心2鍵盤/ 4 KB的/ 8 KB的3伏的低功耗Flash 256 - RAM的字節數據 |
| 文件頁數： | 32/45頁 |
| 文件大小： | 877K |
| 代理商： | P89LPC920 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Philips Semiconductors
P89LPC920/921/922
8-bit microcontrollers with two-clock 80C51 core
Product data
Rev. 06 — 21 November 2003
32 of 45
9397 750 12285
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Flash programming and erasing:
There are three methods of erasing or
programming of the Flash memory that may be used. First, the Flash may be
programmed or erased in the end-user application by calling low-level routines
through a common entry point. Second, the on-chip ISP boot loader may be invoked.
This ISP boot loader will, in turn, call low-level routines through the same common
entry point that can be used by the end-user application. Third, the Flash may be
programmed or erased using the parallel method by using a commercially available
EPROM programmer which supports this device. This device does not provide for
direct verification of code memory contents. Instead this device provides a 32-bit
CRC result on either a sector or the entire 4 kB/8 kB of user code space.
Boot ROM:
When the microcontroller programs its own Flash memory, all of the
low-level details are handled by code that is contained in a Boot ROM that is separate
from the Flash memory. A user program simply calls the common entry point in the
Boot ROM with appropriate parameters to accomplish the desired operation. The
Boot ROM include operations such as erase sector, erase page, program page, CRC,
program security bit, etc. The Boot ROM occupies the program memory space at the
top of the address space from FF00 to FFFF hex, thereby not conflicting with the user
program memory space.
Power-on reset code execution:
The P89LPC920/921/922 contains two special
Flash elements: the Boot Vector and the Boot Status Bit. Following reset, the
P89LPC920/921/922 examines the contents of the Boot Status Bit. If the Boot Status
Bit is set to zero, power-up execution starts at location 0000H, which is the normal
start address of the user’s application code. When the Boot Status Bit is set to a one,
the contents of the Boot Vector is used as the high byte of the execution address and
the low byte is set to 00H. The factory default setting is 1FH for the P89LPC922 and
corresponds to the address 1F00H for the default ISP boot loader. The factory default
setting is 0FH for the P89LPC921 and corresponds to the address 0F00H for the
default ISP boot loader. The factory default setting for the LPC920 is 07H and
corresponds to the address 0700H. This boot loader is pre-programmed at the factory
into this address space and can be erased by the user.
Users who wish to use this
loader should take precautions to avoid erasing the 1 kB sector from
1C00H to 1FFFH in the P89LPC922 or the 1 kB sector from 0C00H to 0FFFH in
the P89LPC921, or the 1 kB sector from 0400H to 07FFH in the P89LPC920.
Instead, the page erase function can be used to erase the eight 64-byte pages
which comprise the lower 512 bytes of the sector.
A custom boot loader can be
written with the Boot Vector set to the custom boot loader, if desired.
Hardware activation of the boot loader:
The boot loader can also be executed by
forcing the device into ISP mode during a power-on sequence (see the
P89LPC920/921/922 User’s Manualfor specific information). This has the same
effect as having a non-zero Boot Status Bit. This allows an application to be built that
will normally execute user code but can be manually forced into ISP operation. If the
factory default setting for the Boot Vector is changed, it will no longer point to the
factory pre-programmed ISP boot loader code. If this happens, the only way it is
possible to change the contents of the Boot Vector is through the parallel
programming method, provided that the end user application does not contain a
customized loader that provides for erasing and reprogramming of the Boot Vector
and Boot Status Bit. After programming the Flash, the Boot Status Bit should be
programmed to zero in order to allow execution of the user’s application code
beginning at address 0000H.
相關PDF資料 |
PDF描述 |
|---|---|
| P89LPC931 | 8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM |
| P8C15416Y-12 | IC-8-BIT CMOS CPU |
| P903 | |
| P90C101ABA | 16-Bit Microcontroller |
| P90C101ABB | 16-Bit Microcontroller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P89LPC9201 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC |
| P89LPC9201FDH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC |
| P89LPC9201FDH,112 | 功能描述:8位微控制器 -MCU MCU 8-Bit CISC 2KB Flash2.5V/3.3V 20Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P89LPC920FDH | 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 2K FLASH TSSOP20 |
| P89LPC920FDH,529 | 功能描述:8位微控制器 -MCU 80C51 2K FL 256B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。