- 您現在的位置：買賣IC網 > PDF目錄361238 > Q67120-C508 IC-SM-8-BIT CPU 12-MHZ PDF資料下載
參數資料
| 型號： | Q67120-C508 |
| 英文描述： | IC-SM-8-BIT CPU 12-MHZ |
| 中文描述： | 集成電路釤8位CPU的12兆赫 |
| 文件頁數： | 31/121頁 |
| 文件大小： | 1000K |
| 代理商： | Q67120-C508 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
External Bus Interface
C501
Semiconductor Group
4-4
4.2
PSEN, Program Store Enable
The read strobe for external fetches is PSEN. PSEN is not activated for internal fetches. When the
CPU is accessing external program memory, PSEN is activated twice every cycle (except during a
MOVX instruction) no matter whether or not the byte fetched is actually needed for the current
instruction. When PSEN is activated its timing is not the same as for RD. A complete RD cycle,
including activation and deactivation of ALE and RD, takes 6 oscillator periods. A complete PSEN
cycle, including activation and deactivation of ALE and PSEN takes 3 oscillator periods. The
execution sequence for these two types of read cycles is shown in
figure 4-1 a)
and
b)
.
4.3
ALE, Address Latch Enable
The main function of ALE is to provide a properly timed signal to latch the low byte of an address
from P0 into an external latch during fetches from external memory. The address byte is valid at the
negative transition of ALE. For that purpose, ALE is activated twice every machine cycle. This
activation takes place even if the cycle involves no external fetch. The only time no ALE pulse
comes out is during an access to external data memory when RD/WR signals are active. The first
ALE of the second cycle of a MOVX instruction is missing (see
figure 4-1 b
). Consequently, in any
system that does not use data memory, ALE is activated at a constant rate of 1/6 of the oscillator
frequency and can be used for external clocking or timing purposes.
4.4
Overlapping External Data and Program Memory Spaces
In some applications it is desirable to execute a program from the same physical memory that is
used for storing data. In the C501 the external program and data memory spaces can be combined
by AND-ing PSEN and RD. A positive logic AND of these two signals produces an active low read
strobe that can be used for the combined physical memory. Since the PSEN cycle is faster than the
RD cycle, the external memory needs to be fast enough to adapt to the PSEN cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| Q67121C2168A1 | IC-SM-16 BIT CPU |
| Q67121C452 | IC-SM-8-BIT CPU-12MHZ |
| Q67126-C2088 | RF inductor, ceramic core, 2% tol, SMT, RoHS |
| Q67127-C2036SAB-C161R1-L16M | IC-SM-16 BIT CPU |
| Q67120-C2200 | 16-Bit Single-Chip Microcontroller Bare Die Delivery |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Q67120-C517 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:HIGH PERFORMANCE 32-BIT RISC MICROPROCESSOR |
| Q67120-C552 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:HIGH-PERFORMANCE 16-BIT CMOS SINGLE-CHIP MICROCONTROLLERS FOR EMBEDDED CONTROL APPLICATIONS |
| Q67120-C556 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:WRITE BUFFER |
| Q67120-C557 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:WRITE BUFFER |
| Q67120-C582 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。