欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320AIC32IRHB
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, PLASTIC, QFN-32
文件頁數: 16/76頁
文件大小: 1124K
代理商: TLV320AIC32IRHB
www.ti.com
SLAS479B – AUGUST 2005 – REVISED AUGUST 2006
OVERVIEW (continued)
The part can accept an MCLK input from 512 kHz to 50 MHz, which can then be passed through either a
programmable divider or a PLL, to get the proper internal audio master clock needed by the part. The BCLK
input can also be used to generate the internal audio master clock.
A primary concern is proper operation of the codec at various sample rates with the limited MCLK frequencies
available in the system. This device includes a highly programmable PLL to accommodate such situations
easily. The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with
particular focus paid to the standard MCLK rates already widely used.
When the PLL is disabled,
Fsref = CLKDIV_IN / (128
× Q)
Where Q = 2, 3,
…, 17
CLKDIV_IN can be MCLK or BCLK, selected by register 102, bits D7-D6.
NOTE – when NDAC = 1.5, 2.5, 3.5, 4.5, or 5.5, odd values of Q are not allowed. In this mode, MCLK can be as
high as 50 MHz, and Fsref should fall within 39 kHz to 53 kHz.
When the PLL is enabled,
Fsref = (PLLCLK_IN
× K × R) / (2048 × P), where
P = 1, 2, 3,
…, 8
R = 1, 2,
…, 16
K = J.D
J = 1, 2, 3,
…, 63
D = 0000, 0001, 0002, 0003,
…, 9998, 9999
PLLCLK_IN can be MCLK or BCLK, selected by Page 0, register 102, bits D5-D4
P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal
point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of
precision).
Examples:
If K = 8.5, then J = 8, D = 5000
If K = 7.12, then J = 7, D = 1200
If K = 14.03, then J = 14, D = 0300
If K = 6.0004, then J = 6, D = 0004
When the PLL is enabled and D = 0000, the following conditions must be satisfied to meet specified
performance:
2 MHz
≤ ( PLLCLK_IN / P ) ≤ 20 MHz
80 MHz
≤ (PLLCLK _IN × K × R / P ) ≤ 110 MHz
4
≤ J ≤ 55
When the PLL is enabled and D
≠0000, the following conditions must be satisfied to meet specified performance:
10 MHz
≤ PLLCLK _IN / P ≤ 20 MHz
80 MHz
≤ PLLCLK _IN × K × R / P ≤ 110 MHz
4
≤ J ≤ 11
R = 1
Example:
MCLK = 12 MHz and Fsref = 44.1 kHz
Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264
Example:
MCLK = 12 MHz and Fsref = 48.0 kHz
Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920
23
相關PDF資料
PDF描述
TLV320AIC33IGQER SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC33IGQE SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC33IRGZR SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IZQER SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC33IZQE SPECIALTY CONSUMER CIRCUIT, PBGA80
相關代理商/技術參數
參數描述
TLV320AIC32IRHBG4 制造商:Texas Instruments 功能描述:AUD CODEC 2ADC / 2DAC 32BIT 32QFN EP - Rail/Tube
TLV320AIC32IRHBR 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 6 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC32IRHBRG4 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 6 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC32IRHBT 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 6 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC32IRHBTG4 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 6 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
主站蜘蛛池模板: 通榆县| 朝阳市| 双柏县| 开江县| 蕲春县| 安福县| 潮州市| 三原县| 河池市| 绥中县| 柳林县| 丹寨县| 乃东县| 盖州市| 延长县| 保定市| 罗源县| 噶尔县| 瑞丽市| 壶关县| 日照市| 韶关市| 乌苏市| 疏附县| 逊克县| 许昌市| 衡南县| 南部县| 海南省| 民乐县| 甘德县| 手游| 巴楚县| 南郑县| 蓝山县| 吉林省| 鹿泉市| 东莞市| 建德市| 日土县| 徐汇区|