- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382648 > TMX320F2810PBKAEP (Texas Instruments, Inc.) Digital Signal Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | TMX320F2810PBKAEP |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Digital Signal Processors |
| 中文描述： | 數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 60/103頁(yè) |
| 文件大?。?/td> | 1341K |
| 代理商： | TMX320F2810PBKAEP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
60
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
32-bit CPU-Timers 0/1/2 (continued)
Table 49. TIMERxTPR Register Bit Definitions
BITS
NAME
R/W
RESET
DESCRIPTION
7:0
TDDR
R/W
0x00
Timer Divide-Down. Every (TDDRH:TDDR + 1) timer clock source cycles, the timer counter
register (TIMH:TIM) decrements by one. At reset, the TDDRH:TDDR bits are cleared to 0. To
increase the overall timer count by an integer factor, write this factor minus one to the
TDDRH:TDDR bits. When the prescaler counter (PSCH:PSC) value is 0, one timer clock source
cycle later, the contents of the TDDRH:TDDR reload the PSCH:PSC, and the TIMH:TIM
decrements by one. TDDRH:TDDR also reloads the PSCH:PSC whenever the timer reload bit
(TRB) is set by software.
15:8
PSC
R
0x00
Timer Prescale Counter. These bits hold the current prescale count for the timer. For every timer
clock source cycle that the PSCH:PSC value is greater than 0, the PSCH:PSC decrements by one.
One timer clock (output of the timer prescaler) cycle after the PSCH:PSC reaches 0, the
PSCH:PSC is loaded with the contents of the TDDRH:TDDR, and the timer counter register
(TIMH:TIM) decrements by one. The PSCH:PSC is also reloaded whenever the timer reload bit
(TRB) is set by software. The PSCH:PSC can be checked by reading the register, but it cannot be
set directly. It must get its value from the timer divide-down register (TDDRH:TDDR). At reset, the
PSCH:PSC is set to 0.
x = 0, 1, or 2
Table 50. TIMERxTPRH Register Bit Definitions
BIT
NAME
R/W
RESET
DESCRIPTION
7:0
TDDRH
R/W
0x00
See description of TIMERxTPR.
15:8
PSCH
R
0x00
See description of TIMERxTPR.
x = 0, 1, or 2
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP320F2810PBKAEP | Digital Signal Processors |
| TMX320F2810PBKS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810PBKS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810GHHA | DIGITAL SIGNAL PROCESSORS |
| TMX320F2810GHHMEP | Digital Signal Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320F2810PBKS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2810PGFA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2810PGFAEP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors |
| TMX320F2810PGFS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2811GHHA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。