- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382648 > TMX320F2810PBKAEP (Texas Instruments, Inc.) Digital Signal Processors PDF資料下載
參數(shù)資料
| 型號： | TMX320F2810PBKAEP |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processors |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 69/103頁 |
| 文件大小： | 1341K |
| 代理商： | TMX320F2810PBKAEP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
69
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
enhanced analog-to-digital converter (ADC) module (continued)
To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible,
traces leading to the ADCIN pins should not run in close proximity to the digital signal paths. This is to minimize
switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation
techniques must be used to isolate the ADC module power pins (such as V
CCA
, V
REFHI
, and V
SSA
) from the
digital supply.
Notes:
1.
The ADC registers are accessed at the SYSCLKOUT rate. The internal timing of the ADC module is
controlled by the high-speed peripheral clock (HSPCLK).
2.
The behavior of the ADC module based on the state of the ADCENCLK and HALT signals is as follows:
ADCENCLK:
On reset, this signal will be low. While reset is active-low (XRS) the clock to the register will still
function. This is necessary to make sure all registers and modes go into their default reset state. The analog
module will however be in a low-power inactive state. As soon as reset goes high, then the clock to the
registers will be disabled. When the user sets the ADCENCLK signal high, then the clocks to the registers
will be enabled and the analog module will be enabled. There will be a certain time delay (ms range) before
the ADC is stable and can be used.
HALT:
This signal only affects the analog module. It does not affect the registers. If low, the ADC module is
powered. If high, the ADC module goes into low-power mode. The HALT mode will stop the clock to the CPU,
which will stop the HSPCLK. Therefore the ADC register logic will be turned off indirectly.
P
相關PDF資料 |
PDF描述 |
|---|---|
| TMP320F2810PBKAEP | Digital Signal Processors |
| TMX320F2810PBKS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810PBKS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810GHHA | DIGITAL SIGNAL PROCESSORS |
| TMX320F2810GHHMEP | Digital Signal Processors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320F2810PBKS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2810PGFA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2810PGFAEP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors |
| TMX320F2810PGFS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMX320F2811GHHA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。