欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS8388BVFSB/Q
廠商: E2V TECHNOLOGIES PLC
元件分類: ADC
英文描述: 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數: 36/47頁
文件大小: 1230K
代理商: TS8388BVFSB/Q
41
TS8388BF
2144A–BDC–04/02
Definitions
Definition of
Terms
(BER) Bit Error Rate
Probability to exceed a specified error threshold for a sample. An error code is a code that dif-
fers by more than ± 4 lsb from the correct code.
(FPBW) Full Power
Input Bandwidth
Analog input frequency at which the fundamental component in the digitally reconstructed out-
put has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for
input at Full Scale.
(SINAD) Signal to Noise
and Distortion Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS
sum of all other spectral components, including the harmonics except DC.
(SNR) Signal to Noise
Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS
sum of all other spectral components excluding the five first harmonics.
(THD) Total Harmonic
Distorsion
Ratio expressed in dBc of the RMS sum of the first five harmonic components, to the RMS
value of the measured fundamental spectral component.
(SFDR) Spurious Free
Dynamic Range
Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS
value of the next highest spectral component (peak spurious spectral component). SFDR is
the key parameter for selecting a converter to be used in a frequency domain application
(Radar systems, digital receiver, network analyzer, etc.). It may be reported in dBc (i.e.:
degrades as signal levels is lowered), or in dBFS (i.e.: always related back to converter full
scale).
(ENOB) Effective
Number Of Bits
Where A is the actual input amplitude and V is the full scale range of the ADC under test.
(DNL) Differential Non
Linearity
The Differential Non Linearity for an output code i is the difference between the measured step
size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum
value of all DNL (i). DNL error specification of less than 1 lsb guarantees that there are no
missing output codes and that the transfer function is monotonic.
(INL) Integral Non
Linearity
The Integral Non Linearity for an output code i is the difference between the measured input
voltage at which the transition occurs and the ideal value of this transition.
INL (i) is expressed in LSBs, and is the maximum value of all |INL (i)|.
(DG) Differential Gain
The peak gain variation (in percent) at five different DC levels for an AC signal of 20% Full
Scale peak to peak amplitude. F
IN = 5 MHz (TBC).
(DP) Differential Phase
Peak Phase variation (in degrees) at five different DC levels for an AC signal of 20% Full
Scale peak to peak amplitude. F
IN = 5 MHz (TBC).
(TA) Aperture Delay
Delay between the rising edge of the differential clock inputs (CLK, CLKB) (zero crossing
point), and the time at which (V
IN, VINB) is sampled.
SINAD - 1.76 + 20 log (A/V/2)
6.02
ENOB =
相關PDF資料
PDF描述
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFS9NB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFS9NB3 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關代理商/技術參數
參數描述
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
主站蜘蛛池模板: 甘洛县| 越西县| 观塘区| 新营市| 绥芬河市| 大冶市| 云龙县| 凉山| 定西市| 读书| 特克斯县| 毕节市| 武平县| 甘孜| 益阳市| 广平县| 札达县| 上饶县| 乌拉特中旗| 勐海县| 乌海市| 丰顺县| 巴楚县| 兴城市| 吉水县| 吴旗县| 游戏| 海淀区| 乌兰察布市| 上栗县| 咸丰县| 琼结县| 太仆寺旗| 方正县| 海城市| 温泉县| 贡觉县| 阳西县| 巴东县| 定边县| 咸宁市|